MPC8323CVRAFDCA datasheet(3/82 Pages) FREESCALE

3 / 82 page

MPC8323E PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 4

Freescale Semiconductor

Overview

NOTE

The QUICC Engine block can also support a UTOPIA level 2 capable of

supporting 31 multi-PHY (MPC8323E- and MPC8323-specific).

The MPC8323E security engine (SEC 2.2) allows CPU-intensive cryptographic operations to be offloaded

from the main CPU core. The security-processing accelerator provides hardware acceleration for the DES,

3DES, AES, SHA-1, and MD-5 algorithms.

In summary, the MPC8323E family provides users with a highly integrated, fully programmable

communications processor. This helps ensure that a low-cost system solution can be quickly developed

and offers flexibility to accommodate new standards and evolving system requirements.

1.1

MPC8323E Features

Major features of the MPC8323E are as follows:

•

High-performance, low-power, and cost-effective single-chip data-plane/control-plane solution for

ATM or IP/Ethernet packet processing (or both).

•

MPC8323E QUICC Engine block offers a future-proof solution for next generation designs by

supporting programmable protocol termination and network interface termination to meet evolving

protocol standards.

•

Single platform architecture supports the convergence of IP packet networks and ATM networks.

•

DDR1/DDR2 memory controller—one 32-bit interface at up to 266 MHz supporting both DDR1

and DDR2.

•

An e300c2 core built on Power Architecture technology with 16-Kbyte instruction and data caches,

and dual integer units.

•

Peripheral interfaces such as 32-bit PCI (2.2) interface up to 66-MHz operation, 16-bit local bus

interface up to 66-MHz operation, and USB 2.0 (full-/low-speed).

•

Security engine provides acceleration for control and data plane security protocols.

•

High degree of software compatibility with previous-generation PowerQUICC processor-based

designs for backward compatibility and easier software migration.

1.1.1

Protocols

The protocols are as follows:

•

ATM SAR up to 155 Mbps (OC-3) full duplex, with ATM traffic shaping (ATF TM4.1)

•

Support for ATM AAL1 structured and unstructured circuit emulation service (CES 2.0)

•

Support for IMA and ATM transmission convergence sub-layer

•

ATM OAM handling features compatible with ITU-T I.610

•

IP termination support for IPv4 and IPv6 packets including TOS, TTL, and header checksum

processing

•

Extensive support for ATM statistics and Ethernet RMON/MIB statistics

•

Support for 64 channels of HDLC/transparent

MPC8323CVRAFDCA Datasheet(PDF) 3 Page - Freescale Semiconductor, Inc

MPC8323CVRAFDCA Datasheet(HTML) 3 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

Datasheet Download

Link URL