ADRF6806ACPZ-R7 datasheet(5/36 Pages) AD

Part #	ADRF6806ACPZ-R7

Description	50 MHz to 525 MHz Quadrature Demodulator with Fractional-N PLL and VCO

PDF	36 Pages

Scroll/Zoom	100%

Manufacturer	AD [Analog Devices]

Direct Link	http://www.analog.com

Logo

5 / 36 page

Data Sheet

ADRF6806

Rev. B | Page 5 of 36

Parameter

Test Conditions/Comments

Min

Typ

Max

Unit

Supply Current (5 V) (LPEN = 1)

Normal Rx mode

Rx mode with LO buffer enabled

Supply Current (5 V)

Power-down mode

Supply Current (3.3 V)

Power-down mode

TIMING CHARACTERISTICS

VS1 (VVCCBB and VVCCRF) = 5 V, and VS2 (VVCC1, VVCC2, and VVCCLO) = 3.3 V.

Table 2.

Parameter

Limit at TMIN to TMAX (B Version)

Unit

Test Conditions/Comments

ns min

LE Setup Time

ns min

DATA to CLK setup time

ns min

DATA to CLK hold time

ns min

CLK high duration

ns min

CLK low duration

ns min

CLK to LE setup time

ns min

LE pulse width

CLOCK

DATA

DB23 (MSB)

DB22

DB2

DB1

(CONTROL BIT C2)

DB0 (LSB)

(CONTROL BIT C1)

Figure 2. Timing Diagram

ADRF6806ACPZ-R7 Datasheet(PDF) 5 Page - Analog Devices

ADRF6806ACPZ-R7 Datasheet(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36

Datasheet Download

Link URL