Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Preview PDF HTML

WM8716SEDS/V Datasheet(PDF) 7 Page - Wolfson Microelectronics plc

Part # WM8716SEDS/V
Description  High Performance 24-bit, 192kHz Stereo DAC
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8716SEDS/V Datasheet(HTML) 7 Page - Wolfson Microelectronics plc

Back Button WM8716SEDS/V Datasheet HTML 3Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 4Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 5Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 6Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 7Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 8Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 9Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 10Page - Wolfson Microelectronics plc WM8716SEDS/V Datasheet HTML 11Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 26 page
background image
Production Data
WM8716
w
PD, Rev 4.2, August 2008
7
SCKI
t
SCKIL
t
SCKIH
Figure 2 System Clock Timing Requirements
TEST CONDITIONS
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
System Clock Timing Information
SCKI System clock pulse width high
tSCKIH
13
ns
SCKI System clock pulse width low
tSCKIL
13
ns
ML/I2S (PIN 28)
MC/DM1 (PIN 27)
MD/DM0 (PIN 26)
CSBIWO (PIN 23)
t
MLL
t
MHH
t
MLH
t
MCY
t
MCH
t
MCL
t
MDS
t
MDH
t
CSML
t
MLCS
LSB
t
MLS
Figure 3 Program Register Input Timing
TEST CONDITIONS
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Program Register Input Information
MC/DM1 Pulse cycle time
tMCY
100
ns
MC/DM1 Pulse width LOW
tMCL
40
ns
MC/DM1 Pulse width HIGH
tMCH
40
ns
MD/DM0 Hold time
tMDH
40
ns
MD/DM0 Set-up time
tMDS
40
ns
ML/I2S Low level time
(See Note 3)
tMLL
40 +
1SYSCLK
ns
ML/I2S High level time
(See Note 3)
tMHH
40 +
1SYSCLK
ns
ML/I2S Hold time
tMLH
40
ns
ML/I2S Set-up time
tMLS
40
ns
CSBIWO Low to ML/I2S low time
tCSML
10
ns
ML/I2S High to CSBIWO high time
tMLCS
10
ns
Note:
3.
System clock cycle.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com