Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6432138SW Datasheet(PDF) 177 Page - Renesas Technology Corp

Part # HD6432138SW
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1061 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 177 Page - Renesas Technology Corp

Back Button HD6432138SW Datasheet HTML 173Page - Renesas Technology Corp HD6432138SW Datasheet HTML 174Page - Renesas Technology Corp HD6432138SW Datasheet HTML 175Page - Renesas Technology Corp HD6432138SW Datasheet HTML 176Page - Renesas Technology Corp HD6432138SW Datasheet HTML 177Page - Renesas Technology Corp HD6432138SW Datasheet HTML 178Page - Renesas Technology Corp HD6432138SW Datasheet HTML 179Page - Renesas Technology Corp HD6432138SW Datasheet HTML 180Page - Renesas Technology Corp HD6432138SW Datasheet HTML 181Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 177 / 1061 page
background image
Section 5 Interrupt Controller
Rev. 4.00 Jun 06, 2006 page 123 of 1004
REJ09B0301-0400
Table 5.6
Interrupts Selected in Each Interrupt Control Mode
Interrupt Mask Bits
Interrupt Control Mode
I
UI
Selected Interrupts
00
*
All interrupts (control level 1 has priority)
1
*
NMI and address break interrupts
10
*
All interrupts (control level 1 has priority)
1
0
NMI, address break and control level 1
interrupts
1
NMI and address break interrupts
Legend:
*: Don’t care
Default Priority Determination: The priority is determined for the selected interrupt, and a
vector number is generated.
If the same value is set for ICR, acceptance of multiple interrupts is enabled, and so only the
interrupt source with the highest priority according to the preset default priorities is selected and
has a vector number generated.
Interrupt sources with a lower priority than the accepted interrupt source are held pending.
Table 5.7 shows operations and control signal functions in each interrupt control mode.
Table 5.7
Operations and Control Signal Functions in Each Interrupt Control Mode
Setting
Interrupt Acceptance Control
3-Level Control
Interrupt
Control Mode
INTM1
INTM0
I
UI
ICR
Default Priority
Determination
T
(Trace)
00
O
IM
—
PR
O
—
1
0
1
O
IM
IM
PR
O
—
Legend:
O:
Interrupt operation control performed
IM: Used as interrupt mask bit
PR: Sets priority
—:
Not used



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com