Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6432138SW Datasheet(PDF) 107 Page - Renesas Technology Corp

Part # HD6432138SW
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1061 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 107 Page - Renesas Technology Corp

Back Button HD6432138SW Datasheet HTML 103Page - Renesas Technology Corp HD6432138SW Datasheet HTML 104Page - Renesas Technology Corp HD6432138SW Datasheet HTML 105Page - Renesas Technology Corp HD6432138SW Datasheet HTML 106Page - Renesas Technology Corp HD6432138SW Datasheet HTML 107Page - Renesas Technology Corp HD6432138SW Datasheet HTML 108Page - Renesas Technology Corp HD6432138SW Datasheet HTML 109Page - Renesas Technology Corp HD6432138SW Datasheet HTML 110Page - Renesas Technology Corp HD6432138SW Datasheet HTML 111Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 1061 page
background image
Section 2 CPU
Rev. 4.00 Jun 06, 2006 page 53 of 1004
REJ09B0301-0400
Type
Instruction
Size*
1
Function
Block data
transfer
instructions
EEPMOV.B
EEPMOV.W
—
—
if R4L
≠ 0 then
Repeat @ER5+
→ @ER6+
R4L–1
→ R4L
Until R4L = 0
else next;
if R4
≠ 0 then
Repeat @ER5+
→ @ER6+
R4–1
→ R4
Until R4 = 0
else next;
Block transfer instruction. Transfers the number of data
bytes specified by R4L or R4 from locations starting at
the address indicated by ER5 to locations starting at the
address indicated by ER6. After the transfer, the next
instruction is executed.
Notes: 1. Size refers to the operand size.
B:
Byte
W: Word
L:
Longword
2. Only register ER0, ER1, ER4, or ER5 should be used when using the TAS instruction.
3. Only registers ER0 to ER6 should be used when using the STM/LDM instruction.
2.6.4
Basic Instruction Formats
The CPU instructions consist of 2-byte (1-word) units. An instruction consists of an operation
field (op field), a register field (r field), an effective address extension (EA field), and a condition
field (cc).
Operation Field: Indicates the function of the instruction, the addressing mode, and the operation
to be carried out on the operand. The operation field always includes the first four bits of the
instruction. Some instructions have two operation fields.
Register Field: Specifies a general register. Address registers are specified by 3 bits, data registers
by 3 bits or 4 bits. Some instructions have two register fields. Some have no register field.
Effective Address Extension: Eight, 16, or 32 bits specifying immediate data, an absolute
address, or a displacement.
Condition Field: Specifies the branching condition of Bcc instructions.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com