Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD6432138SW Datasheet(PDF) 966 Page - Renesas Technology Corp

Part # HD6432138SW
Description  Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series
PDF  1061 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 966 Page - Renesas Technology Corp

Back Button HD6432138SW Datasheet HTML 962Page - Renesas Technology Corp HD6432138SW Datasheet HTML 963Page - Renesas Technology Corp HD6432138SW Datasheet HTML 964Page - Renesas Technology Corp HD6432138SW Datasheet HTML 965Page - Renesas Technology Corp HD6432138SW Datasheet HTML 966Page - Renesas Technology Corp HD6432138SW Datasheet HTML 967Page - Renesas Technology Corp HD6432138SW Datasheet HTML 968Page - Renesas Technology Corp HD6432138SW Datasheet HTML 969Page - Renesas Technology Corp HD6432138SW Datasheet HTML 970Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 966 / 1061 page
background image
Appendix B Internal I/O Registers
Rev. 4.00 Jun 06, 2006 page 912 of 1004
REJ09B0301-0400
ICCR1—I
2C Bus Control Register 1
H'FF88
IIC1
ICCR0—I
2C Bus Control Register 0
H'FFD8
IIC0
7
ICE
0
R/W
6
IEIC
0
R/W
5
MST
0
R/W
4
TRS
0
R/W
3
ACKE
0
R/W
0
SCP
1
W
2
BBSY
0
R/W
1
IRIC
0
R/(W)*
Bit
Initial value
Read/Write
Start condition/stop condition
prohibit
0
Writing 0 issues a start or
stop condition, in combination
with the BBSY flag
1
Reading always returns a
value of 1; writing is ignored
I2C bus interface interrupt request flag
0
Waiting for transfer, or transfer in
progress
1
Interrupt requested
Note: For the clearing and setting
conditions, see section 16.2.5,
I2C Bus Control Register (ICCR).
Bus busy
0
Bus is free
[Clearing condition]
When a stop condition is detected
1
Bus is busy
[Setting condition]
When a start condition is detected
Acknowledge bit judgement selection
0
The value of the acknowledge bit is ignored,
and continuous transfer is performed
1
If the acknowledge bit is 1, continuous
transfer is interrupted
Master/slave select (MST), transmit/receive select (TRS)
0
Slave receive mode
Slave transmit mode
Master receive mode
Master transmit mode
0
1
10
1
I2C bus interface interrupt
enable
0
Interrupts disabled
1
Interrupts enabled
Note: For details, see section 16.2.5, I2C Bus Control
Register (ICCR).
I2C bus interface enable
0
I2C bus interface module disabled, with
SCL and SDA signal pins set to port
function
Internal state initialization of I2C bus
interface module
SAR and SARX can be accessed
1I2C bus interface module enabled for
transfer operations (pins SCL and SCA
are driving the bus)
ICMR and ICDR can be accessed
Note: * Only 0 can be written, to clear the flag.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com