HD6432138SW datasheet(952/1061 Pages) RENESAS

952 / 1061 page

Appendix B Internal I/O Registers

Rev. 4.00 Jun 06, 2006 page 898 of 1004

REJ09B0301-0400

ISR—IRQ Status Register

H'FEEB

Interrupt Controller

IRQ7F

R/(W)*

IRQ6F

R/(W)*

IRQ5F

R/(W)*

IRQ4F

R/(W)*

IRQ3F

R/(W)*

IRQ0F

R/(W)*

IRQ2F

R/(W)*

IRQ1F

R/(W)*

Bit

Initial value

Read/Write

IRQ7 to IRQ0 flags

[Clearing conditions]

• Cleared by reading IRQnF when set to 1, then writing 0 in IRQnF

• When interrupt exception handling is executed when low-level detection

is set (IRQnSCB = IRQnSCA = 0) and

IRQn input is high*

• When IRQn interrupt exception handling is executed when falling, rising,

or both-edge detection is set (IRQnSCB = 1 or IRQnSCA = 1)*

[Setting conditions]

• When

IRQn input goes low when low-level detection is set

(IRQnSCB = IRQnSCA = 0)

• When a falling edge occurs in

IRQn input when falling edge detection is

set (IRQnSCB = 0, IRQnSCA = 1)

• When a rising edge occurs in

IRQn input when rising edge detection is

set (IRQnSCB = 1, IRQnSCA = 0)

• When a falling or rising edge occurs in

IRQn input while both-edge

detection is set (IRQnSCB = IRQnSCA = 1)

Note: * When a product, in which a DTC is incorporated, is used in the following settings,

the corresponding flag bit is not automatically cleared even when exception

handling, which is a clear condition, is executed and the bit is held at 1.

(1) When DTCEA3 is set to 1 (ADI is set to an interrupt source) IRQ4F flag is

not automatically cleared.

(2) When DTCEA2 is set to 1 (ICIA is set to an interrupt source) IRQ5F flag is

not automatically cleared.

(3) When DTCEA1 is set to 1 (ICIB is set to an interrupt source) IRQ6F flag is

not automatically cleared.

(4) When DTCEA0 is set to 1 (OCIA is set to an interrupt source) IRQ7F flag is

not automatically cleared.

When activation interrupt sources of DTC and IRQ interrupts are used with

the above combinations, clear the interrupt flag by software in the interrupt

handling routine of the corresponding IRQ.

Note: * Only 0 can be written, to clear the flag.

(n = 7 to 0)

HD6432138SW Datasheet(PDF) 952 Page - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 952 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL