Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Preview PDF HTML

STR730FZ2T6 Datasheet(PDF) 33 Page - STMicroelectronics

Part # STR730FZ2T6
Description  ARM7TDMI??32-bit MCU with Flash, 3x CAN, 4 UARTs, 20 timers, ADC, 12 comm. interfaces
PDF  52 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR730FZ2T6 Datasheet(HTML) 33 Page - STMicroelectronics

Back Button STR730FZ2T6 Datasheet HTML 29Page - STMicroelectronics STR730FZ2T6 Datasheet HTML 30Page - STMicroelectronics STR730FZ2T6 Datasheet HTML 31Page - STMicroelectronics STR730FZ2T6 Datasheet HTML 32Page - STMicroelectronics STR730FZ2T6 Datasheet HTML 33Page - STMicroelectronics STR730FZ2T6 Datasheet HTML 34Page - STMicroelectronics STR730FZ2T6 Datasheet HTML 35Page - STMicroelectronics STR730FZ2T6 Datasheet HTML 36Page - STMicroelectronics STR730FZ2T6 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 52 page
background image
STR73xFxx
Electrical parameters
33/52
PLL electrical characteristics
VDD = 5 V ± 10%, TA = -40° C to TAmax, unless otherwise specified
1. Flash memory programmed to enter Power Down mode during LPWFI.
Table 16.
PLL characteristics
Symbol
Parameter
Conditions
Value
Unit
Min
Typ
Max
fPLLIN
(1)
1.
fPLLIN is obtained from fOSC directly or through an optional divider by 2.
2.
Typical data are based on TA=25°C, VDD=5V
3.
Max value is guaranteed by characterization, not tested in production.
PLL reference clock
FREF_RANGE = ‘0’
FREF_RANGE = ‘1’
1.5
3.0
3.0
5.0
MHz
fPLLOUT
PLL output clock
MX = ”00”
MX = ”01”
MX = ”10”
MX = ”11”
20 x fPLLIN
12 x fPLLIN
28 x fPLLIN
16 x fPLLIN
MHz
fMCLK
System clock
DX = 1..7
fPLLOUT/DX
36
MHz
fFREE
(2)
PLL free running
frequency
FREF_RANGE = ‘0’, MX0 = ’1’
FREF_RANGE = ‘0’, MX0 = ’0’
FREF_RANGE = ‘1’, MX0 = ’1’
FREF_RANGE = ‘1’, MX0 = ’0’
120
240
240
480
kHz
tLOCK
(3)
PLL lock time
Stable oscillator
(fPLLIN = 4 MHz), stable VDD
100
300
μs
Δt
PKJIT
PLL jitter (pk to pk)
fPLLIN = 4 MHz (pulse
generator)
1.5
ns
Table 17.
Low-power mode wake-up timing
Symbol
Parameter
Conditions
Typ
Unit
tWUHALT
Wake-up from HALT mode
200
µs
tWUSTOP
Wake-up from STOP mode
RC high frequency in STOP mode
180
µs
RC low frequency in STOP mode
234
µs
tWULPWFI
1)
Wake-up from LPWFI mode
Main voltage regulator on
RC oscillator off
fOSC = 4 MHz, fMCLK= fOSC/16
RAM or FLASH execution
27
µs
Main voltage regulator on
RC oscillator = high frequency
Flash execution
46
µs
Main voltage regulator on
RC oscillator = low frequency
Flash execution
3.6
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com