 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
STM32H563AI Datasheet(PDF) 40 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32H563AI Datasheet(HTML) 40 Page - STMicroelectronics |
|
|
40 / 270 page  Functional overview STM32H562xx and STM32H563xx 40/270 DS14258 Rev 5 – Can be either configured as fully secure or fully nonsecure using the TZSC MPCWM3 controller The FMC registers can be configured as secure through the TZSC controller. 3.22 Octo-SPI interface (OCTOSPI) The OCTOSPI supports most external serial memories such as serial PSRAMs, serial NAND and serial NOR flash memories, HyperRAMs™ and HyperFlash™ memories, with the following functional modes: • Indirect mode: all the operations are performed using the OCTOSPI registers. • Status-polling mode: the external memory status register is periodically read and an interrupt can be generated in case of flag setting. • Memory-mapped mode: the external memory is memory mapped and is seen by the system as if it were an internal memory supporting read and write operation. The OCTOSPI supports the following protocols with associated frame formats: • the standard frame format with the command, address, alternate byte, dummy cycles and data phase • the HyperBus™ frame format The OCTOSPI offers the following features: • Three functional modes: Indirect, Status-polling, and Memory-mapped • Read and write support in Memory-mapped mode • Supports for single, dual, quad and octal communication • Dual-quad mode, where eight bits can be sent/received simultaneously by accessing two quad memories in parallel. • SDR (single-data rate) and DTR (double-transfer rate) support • Data strobe support • Fully programmable opcode • Fully programmable frame format • HyperBus support • Integrated FIFO for reception and transmission • 8-, 16-, and 32-bit data accesses allowed • DMA channel for Indirect mode operations • Interrupt generation on FIFO threshold, timeout, operation complete, and access error 3.22.1 OCTOSPI TrustZone security When the TrustZone security is enabled, the whole OCTOSPI bank is secure after reset. Up to two nonsecure area can be configured thought the TZSC MPCWM1 controller with a granularity of 64 Kbytes. The OCTOSPI registers can be configured as secure through the TZSC controller. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
