AM6412...ALV datasheet(203/244 Pages) TI

203 / 244 page

APWM

PREP3

SYNCO

PREP4

Figure 7-106. PRU_ICSSG ECAP Switching Characteristics

7.10.5.16.6 PRU_ICSSG RGMII, MII_RT, and Switch

For more information, see Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem -

Gigabit (PRU_ICSSG) section in Processors and Accelerators chapter in the device TRM.

7.10.5.16.6.1 PRU_ICSSG MDIO Timing

Table 7-128, Table 7-129, Table 7-130, and Figure 7-107 present timing conditions, requirements, and switching

characteristics for PRU_ICSSG MDIO.

Table 7-128. PRU_ICSSG MDIO Timing Conditions

PARAMETER

MIN

MAX

UNIT

INPUT CONDITIONS

SRI

Input slew rate

0.9

3.6

V/ns

OUTPUT CONDITIONS

Output load capacitance

470

Table 7-129. PRU_ICSSG MDIO Timing Requirements

see Figure 7-107

NO.

PARAMETER

MIN

MAX

UNIT

MDIO1 tsu(MDIO_MDC)

Setup time, MDIO[x]_MDIO valid before MDIO[x]_MDC high

MDIO2 th(MDC_MDIO)

Hold time, MDIO[x]_MDIO valid after MDIO[x]_MDC high

Table 7-130. PRU_ICSSG MDIO Switching Characteristics

see Figure 7-107

NO.

PARAMETER

MIN

MAX

UNIT

MDIO3 tc(MDC)

Cycle time, MDIO[x]_MDC

400

MDIO4 tw(MDCH)

Pulse Duration, MDIO[x]_MDC high

160

MDIO5 tw(MDCL)

Pulse Duration, MDIO[x]_MDC low

160

MDIO7 td(MDC_MDIO)

Delay time, MDIO[x]_MDC low to MDIO[x]_MDIO valid

-150

150

www.ti.com

AM6442, AM6441, AM6421, AM6412, AM6411

SPRSP56D – JANUARY 2021 – REVISED JULY 2022

Submit Document Feedback

203

Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411

AM6412...ALV Datasheet(PDF) 203 Page - Texas Instruments

AM6412...ALV Datasheet(HTML) 203 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL