AM6412...ALV datasheet(72/244 Pages) TI

72 / 244 page

Table 6-37. MCU_GPIO0 Signal Descriptions (continued)

SIGNAL NAME [1]

PIN TYPE [2]

DESCRIPTION [3]

ALV PIN [4]

MCU_GPIO0_17 (1)

General Purpose Input/Output

MCU_GPIO0_18

IOD

General Purpose Input/Output

MCU_GPIO0_19

IOD

General Purpose Input/Output

A10

MCU_GPIO0_20 (1)

General Purpose Input/Output

A11

MCU_GPIO0_21 (1)

General Purpose Input/Output

B10

MCU_GPIO0_22

General Purpose Input/Output

B13

(1)

This GPIO input signal has a debounce funcion. For more information on I/O Debounce configuration, see the TRM Device

Configuration chapter.

6.3.11 GPMC

6.3.11.1 MAIN Domain

Table 6-38. GPMC0 Signal Descriptions

SIGNAL NAME [1]

PIN TYPE [2]

DESCRIPTION [3]

ALV PIN [4]

GPMC0_ADVn_ALE

GPMC Address Valid (active low) or Address Latch

Enable

P16

GPMC0_CLK (1)

GPMC clock

R17

GPMC0_DIR

GPMC Data Bus Signal Direction Control

N17

GPMC0_OEn_REn

GPMC Output Enable (active low) or Read Enable

(active low)

R18

GPMC0_WEn

GPMC Write Enable (active low)

T21

GPMC0_WPn

GPMC Flash Write Protect (active low)

N16

GPMC0_A0

GPMC Address 0 Output. Only used to effectively

address 8-bit data non-multiplexed memories

U2, U7

GPMC0_A1

GPMC address 1 Output in A/D non-multiplexed mode

and Address 17 in A/D multiplexed mode

AA2, V7

GPMC0_A2

GPMC address 2 Output in A/D non-multiplexed mode

and Address 18 in A/D multiplexed mode

T2, W7

GPMC0_A3

GPMC address 3 Output in A/D non-multiplexed mode

and Address 19 in A/D multiplexed mode

V4, W11

GPMC0_A4

GPMC address 4 Output in A/D non-multiplexed mode

and Address 20 in A/D multiplexed mode

U4, V11

GPMC0_A5

GPMC address 5 Output in A/D non-multiplexed mode

and Address 21 in A/D multiplexed mode

AA12, V1

GPMC0_A6

GPMC address 6 Output in A/D non-multiplexed mode

and Address 22 in A/D multiplexed mode

W1, Y12

GPMC0_A7

GPMC address 7 Output in A/D non-multiplexed mode

and Address 23 in A/D multiplexed mode

W12, Y4

GPMC0_A8

GPMC address 8 Output in A/D non-multiplexed mode

and Address 24 in A/D multiplexed mode

AA13, T6

GPMC0_A9

GPMC address 9 Output in A/D non-multiplexed mode

and Address 25 in A/D multiplexed mode

U11, U6

GPMC0_A10

GPMC address 10 Output in A/D non-multiplexed

mode and Address 26 in A/D multiplexed mode

U5, V15

GPMC0_A11

GPMC address 11 Output in A/D non-multiplexed

mode and unused in A/D multiplexed mode

AA4, U12

GPMC0_A12

GPMC address 12 Output in A/D non-multiplexed

mode and unused in A/D multiplexed mode

P2, V14

GPMC0_A13

GPMC address 13 Output in A/D non-multiplexed

mode and unused in A/D multiplexed mode

P3, W14

GPMC0_A14

GPMC address 14 Output in A/D non-multiplexed

mode and unused in A/D multiplexed mode

AA10, AA3

AM6442, AM6441, AM6421, AM6412, AM6411

SPRSP56D – JANUARY 2021 – REVISED JULY 2022

www.ti.com

Submit Document Feedback

Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411

AM6412...ALV Datasheet(PDF) 72 Page - Texas Instruments

AM6412...ALV Datasheet(HTML) 72 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL