Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Preview PDF HTML

TDA3LABBABFQ1 Datasheet(PDF) 98 Page - Texas Instruments

Click here to check the latest version.
Part # TDA3LABBABFQ1
Description  TDA3x SoC for Advanced Driver Assistance Systems (ADAS) 15mm Package (ABF) Silicon Revision 2.0
PDF  271 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TDA3LABBABFQ1 Datasheet(HTML) 98 Page - Texas Instruments

Back Button TDA3LABBABFQ1 Datasheet HTML 94Page - Texas Instruments TDA3LABBABFQ1 Datasheet HTML 95Page - Texas Instruments TDA3LABBABFQ1 Datasheet HTML 96Page - Texas Instruments TDA3LABBABFQ1 Datasheet HTML 97Page - Texas Instruments TDA3LABBABFQ1 Datasheet HTML 98Page - Texas Instruments TDA3LABBABFQ1 Datasheet HTML 99Page - Texas Instruments TDA3LABBABFQ1 Datasheet HTML 100Page - Texas Instruments TDA3LABBABFQ1 Datasheet HTML 101Page - Texas Instruments TDA3LABBABFQ1 Datasheet HTML 102Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 98 / 271 page
background image
98
TDA3MV, TDA3MA, TDA3MD
TDA3LX, TDA3LA
SPRS964H – JUNE 2016 – REVISED FEBRUARY 2020
www.ti.com
Submit Documentation Feedback
Product Folder Links: TDA3MV TDA3MA TDA3MD TDA3LX TDA3LA
Specifications
Copyright © 2016–2020, Texas Instruments Incorporated
Table 5-14. ADC Electrical Specifications (continued)
PARAMETER
CONDITIONS
MIN
NOM
MAX
UNIT
Total Harmonic Distortion
(THD)
1.8 Vpp, 30 kHz sine wave
60
dB
Spurious Free Dynamic
Range
1.8 Vpp, 30 kHz sine wave
60
dB
Signal-to-Noise Plus
Distortion
1.8 Vpp, 30 kHz sine wave
50
dB
adc_vrefp Input Impedance
20
Ω
Sampling Dynamics
Time from Start to Start
17
Clock Cycles
Conversion Time + Error Correction
10 + 1
Clock Cycles
Acquisition time
4
Clock Cycles
Throughput Rate
CLK = 20 MHz (Pin : clk)
1
MSPS
Channel to Channel Isolation
90
dB
ADC Clock Frequency
See
Table 5-1
MHz
(1) Connect adc_vrefp to vdda_adc when not using a positive external reference voltage.
(2) This parameter is valid when the respective AIN terminal is configured to operate as a general-purpose ADC input.
(3) The maximum sample rate assumes a conversion time of 13 ADC clock cycles with the acquisition time configured for the minimum of 2
ADC clock cycles, where it takes a total of 15 ADC clock cycles to sample the analog input and convert it to a positive binary weighted
digital value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com