AD4020BCPZ-R2 datasheet(29/39 Pages) AD

29 / 39 page

Data Sheet

AD4020/AD4021/AD4022

Rev. B | Page 29 of 39

STATUS BITS

A set of six optional status bits can be appended to the end of

each conversion result. The status bits allow the digital host to

check the state of the input overvoltage protection circuit and

verify that the ADC features are configured correctly without

interrupting conversions. The status bits are enabled when the

status bits enable bit in the configuration register is set to 1 (see

Configuration Register Details section). Table 15 shows a

description of each status bit.

When enabled, the status bits are clocked out MSB first starting

on the SCK falling edge immediately following the LSB of the

conversion result. The SDO line returns to high impedance

after the sixth status bit is clocked out (except in daisy-chain

mode). The user is not required to clock out all status bits to

start the next conversion. For example, if the digital host needs

to monitor the OV clamp flag but also needs to minimize the

SCK frequency, the remaining status bits can be ignored to limit

the number of SCK pulses required per conversion period.

When using multiple AD4020/AD4021/AD4022 devices in

daisy-chain mode, however, all six status bits must be clocked

out for each connected device.

Figure 52 shows the serial interface timing for CS mode, 3-wire

without busy indicator with all six status bits, Bits[5:0] (see

Figure 52), clocked out.

Table 15. Status Bits Descriptions

Bit

Bit Name

Description

OV clamp flag

Indicates the state of the OV

clamp flag in the configuration

Span compression

Indicates the state of the span

compression enable bit in the

configuration register.

High-Z mode

Indicates the state of the High-Z

mode enable bit in the

configuration register.

Turbo mode

Indicates the state of the turbo

mode enable bit in the

configuration register.

[1:0]

Reserved

Reserved.

SDO

D19

D18

D17

SCK

tSCK

tSCKL

tSCKH

tHSDO

tDSDO

CNV

CONVERSION

ACQUISITION

tCYC

ACQUISITION

SDI = 1

tCNVH

tACQ

tEN

tQUIET2

STATUS BITS B[5:0]

tDIS

tCONV

Figure 52. CS Mode, 3-Wire Without Busy Indicator Serial Interface Timing Diagram Including Status Bits

AD4020BCPZ-R2 Datasheet(PDF) 29 Page - Analog Devices

AD4020BCPZ-R2 Datasheet(HTML) 29 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

Datasheet Download

Link URL