USB97C201 datasheet(9/59 Pages) SMSC

9 / 59 page

SMSC DS – USB97C201

Page 9

Rev. 03/25/2002

PRELIMINARY

4.0 BLOCK DIAGRAM

Address

USB 2.0 PHY

( Transceiver )

FAST 8051

CPU CORE

ATA-66

Interface

MEM/IO Bus

29pins

GPIO

8 pins

Configuration and Control

Clock Generation

SIE

( Serial Interface Engine )

Program Memory/ IO

Bus

Interrupt Controller

Latch phase 0

Latch phase 1

Latch phase 2

60MHz

32 Bit

Future phase 3

Osc

Address

64 Bytes EP0TX

64 Bytes EP0RX

64 Bytes EP1TX

64 Bytes EP1RX

Auto address generators

Data @ 32 bit

15MHz

SIE Control Regs

Address

EP0RX_BC

EP1RX_BC

RAMRD_A/B

EP0TX_BC

RAMWR_A/B

ATA/ATAPI

Drive

32 bit 15MHz Data Buss

CLOCKOUT

12 MHz

OPTIONAL

External PHY

512 Bytes EP2 TX/RX Buffer A

1.25KB

SRAM

768 Byte

Program/Scratchpad

SRAM

Granted SRAM access

during Phase 0

Granted SRAM access during Phase 1

Granted SRAM access

during Phase 2

EP1TX_BC

512 Bytes EP2 TX/RX Buffer B

USB97C201 Datasheet(PDF) 9 Page - SMSC Corporation

USB97C201 Datasheet(HTML) 9 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

Datasheet Download

Link URL