TLV9001UIDBVR datasheet(32/70 Pages) TI1

32 / 70 page

OUT1

IN1 ±

IN1 +

V ±

OUT2

IN2 ±

IN2 +

V+

VS±

GND

Ground (GND) plane on another layer

Keep input traces short

and run the input traces

as far away from

the supply lines

as possible .

Place components

close to device and to

each other to reduce

parasitic errors .

Use low-ESR,

ceramic bypass

capacitor . Place as

close to the device

as possible .

VIN 1

GND

VIN 2

GND

VS+

GND

OUT 1

OUT 2

Use low-ESR,

ceramic bypass

capacitor . Place as

close to the device

as possible .

VIN 2

VOUT 2

VIN 1

VOUT 1

TLV9001, TLV9001S, TLV9002, TLV9002S, TLV9004, TLV9004S

SBOS833G – OCTOBER 2017 – REVISED SEPTEMBER 2018

www.ti.com

Product Folder Links: TLV9001 TLV9001S TLV9002 TLV9002S TLV9004 TLV9004S

Submit Documentation Feedback

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

•

Noise can propagate into analog circuitry through the power connections of the board and propagate to

the power pins of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing

a low-impedance path to ground.

–

Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as

close to the device as possible. A single bypass capacitor from V+ to ground is adequate for single-

supply applications.

•

Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective

methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground

planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise

pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the

ground current. For more detailed information, see Circuit Board Layout Techniques.

•

To reduce parasitic coupling, run the input traces as far away from the supply or output traces as

possible. If these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is

much better as opposed to running the traces in parallel with the noisy trace.

•

Place the external components as close to the device as possible, as shown in Figure 44. Keeping RF

and RG close to the inverting input minimizes parasitic capacitance.

•

Keep the length of input traces as short as possible. Remember that the input traces are the most

sensitive part of the circuit.

•

Consider a driven, low-impedance guard ring around the critical traces. A guard ring may significantly

reduce leakage currents from nearby traces that are at different potentials.

•

Cleaning the PCB following board assembly is recommended for best performance.

•

Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the

plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is

recommended to remove moisture introduced into the device packaging during the cleaning process. A

low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

11.2 Layout Example

Figure 43. Schematic Representation for Figure 44

Figure 44. Layout Example

TLV9001UIDBVR Datasheet(PDF) 32 Page - Texas Instruments

TLV9001UIDBVR Datasheet(HTML) 32 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Download

Link URL