| Electronic Components Datasheet Search |
|
LP2995MR Datasheet(PDF) 1 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LP2995MR Datasheet(HTML) 1 Page - National Semiconductor (TI) |
|
1 / 13 page ![]() LP2995 DDR Termination Regulator General Description The LP2995 linear regulator is designed to meet the JEDEC SSTL-2 and SSTL-3 specifications for termination of DDR- SDRAM. The device contains a high-speed operational am- plifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination. The LP2995 also incorporates a V SENSE pin to provide superior load regulation and a V REF output as a reference for the chipset and DDR DIMMS. Patents Pending Features n Low output voltage offset n Works with +5v, +3.3v and 2.5v rails n Source and sink current n Low external component count n No external resistors required n Linear topology n Available in SO-8, PSOP-8 or LLP-16 packages n Low cost and easy to use Applications n DDR Termination Voltage n SSTL-2 n SSTL-3 Typical Application Circuit 20039302 July 2003 © 2003 National Semiconductor Corporation DS200393 www.national.com |
Similar Part No. - LP2995MR |
|
Similar Description - LP2995MR |
|
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |