Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

WM8904ECS/R Datasheet(PDF) 38 Page - Wolfson Microelectronics plc

Part # WM8904ECS/R
Description  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R Datasheet(HTML) 38 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 34Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 35Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 36Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 37Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 38Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 39Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 40Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 41Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 42Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 188 page
background image
WM8904
Pre-Production
w
PP, Rev 3.3, September 2012
38
SINGLE-ENDED INPUT
The Single-Ended PGA configuration is illustrated in Figure 21 for the Left channel. The available
gain in this mode is from -1.57dB to +28.5dB in non-linear steps. The input to the ADC is phase
inverted with respect to the selected input pin. Different input pins can be selected in the same mode
by altering the L_IP_SEL_N field.
The equivalent configuration is also available on the Right channel; this can be selected
independently of the Left channel mode.
Figure 21 Single Ended Mode
DIFFERENTIAL LINE INPUT
The Differential Line PGA configuration is illustrated in Figure 22 for the Left channel. The available
gain in this mode is from -1.57dB to +28.5dB in non-linear steps. The input to the ADC is in phase
with the input pin selected by L_IP_SEL_P. The input to the ADC is phase inverted with respect to the
input pin selected by L_IP_SEL_N.
As an option, common mode noise rejection can be provided in this PGA configuration, as illustrated
in Figure 22. This is enabled using the register bits defined in Table 5.
The equivalent configuration is also available on the Right channel; this can be selected
independently of the Left channel mode.
Figure 22 Differential Line Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com