M95128-RMB6TPSLASHPC datasheet(23/44 Pages) STMICROELECTRONICS

23 / 44 page

M95128, M95128-W, M95128-R

Delivery state

Doc ID 5798 Rev 13

23/44

Delivery state

The device is delivered with the memory array set at all 1s (FFh). The Status Register Write

Disable (SRWD) and Block Protect (BP1 and BP0) bits are initialized to 0.

Connecting to the SPI bus

These devices are fully compatible with the SPI protocol.

All instructions, addresses and input data bytes are shifted in to the device, most significant

bit first. The Serial Data Input (D) is sampled on the first rising edge of the Serial Clock (C)

after Chip Select (S) goes low.

All output data bytes are shifted out of the device, most significant bit first. The Serial Data

Output (Q) is latched on the first falling edge of the Serial Clock (C) after the instruction

(such as the Read from Memory Array and Read Status Register instructions) have been

clocked into the device.

Figure 12.

Bus master and memory devices on the SPI bus

The Write Protect (W) and Hold (HOLD) signals should be driven, high or low as appropriate.

Figure 12 shows an example of three memory devices connected to an MCU, on an SPI

bus. Only one memory device is selected at a time, so only one memory device drives the

Serial Data Output (Q) line at a time, the other memory devices are high impedance.

The pull-up resistor R (represented in Figure 12) ensures that a device is not selected if the

bus master leaves the S line in the high impedance state.

AI12304c

Bus master

SPI memory

device

SDO

SDI

SCK

CQD

SPI memory

device

CQD

SPI memory

device

CQD

CS3

CS2 CS1

SPI Interface with

(CPOL, CPHA) =

(0, 0) or (1, 1)

HOLD

VCC

VSS

M95128-RMB6TP/PC Datasheet(PDF) 23 Page - STMicroelectronics

M95128-RMB6TP/PC Datasheet(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL