MPC8544VTALG datasheet(96/120 Pages) FREESCALE

96 / 120 page

MPC8544E PowerQUICC™ III Integrated Processor Hardware Specifications, Rev. 3

Freescale Semiconductor

Clocking

19.3

e500 Core PLL Ratio

Table 66 describes the clock ratio between the e500 core complex bus (CCB) and the e500 core clock. This

ratio is determined by the binary value of LBCTL, LALE, and LGPL2 at power up, as shown in Table 66.

19.4

PCI Clocks

For specifications on the PCI_CLK, refer to the PCI 2.2 Local Bus Specifications.

The use of PCI_CLK is optional if SYSCLK is in the range of 33–66 MHz. If SYSCLK is outside this

range then use of PCI_CLK is required as a separate PCI clock source, asynchronous with respect to

SYSCLK.

Table 65. CCB Clock Ratio

Binary Value of

LA[28:31] Signals

CCB:SYSCLK Ratio

Binary Value of

LA[28:31] Signals

CCB:SYSCLK Ratio

0000

16:1

1000

8:1

0001

Reserved

1001

9:1

0010

Reserved

1010

10:1

0011

3:1

1011

Reserved

0100

4:1

1100

12:1

0101

5:1

1101

Reserved

0110

6:1

1110

Reserved

0111

Reserved

1111

Reserved

Table 66. e500 Core to CCB Clock Ratio

Binary Value of

LBCTL, LALE,

LGPL2 Signals

e500 core:CCB Clock Ratio

Binary Value of

LBCTL, LALE,

LGPL2 Signals

e500 core:CCB Clock Ratio

000

4:1

100

2:1

001

Reserved

101

5:2

010

Reserved

110

3:1

011

3:2

111

7:2

MPC8544VTALG Datasheet(PDF) 96 Page - Freescale Semiconductor, Inc

MPC8544VTALG Datasheet(HTML) 96 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL