Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AT25DF161 Datasheet(PDF) 21 Page - ATMEL Corporation

Part # AT25DF161
Description  16-Megabit 2.7-volt Minimum SPI Serial Flash Memory
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT25DF161 Datasheet(HTML) 21 Page - ATMEL Corporation

Back Button AT25DF161 Datasheet HTML 17Page - ATMEL Corporation AT25DF161 Datasheet HTML 18Page - ATMEL Corporation AT25DF161 Datasheet HTML 19Page - ATMEL Corporation AT25DF161 Datasheet HTML 20Page - ATMEL Corporation AT25DF161 Datasheet HTML 21Page - ATMEL Corporation AT25DF161 Datasheet HTML 22Page - ATMEL Corporation AT25DF161 Datasheet HTML 23Page - ATMEL Corporation AT25DF161 Datasheet HTML 24Page - ATMEL Corporation AT25DF161 Datasheet HTML 25Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 60 page
background image
21
3687C–DFLASH–7/09
AT25DF161 [Preliminary]
Figure 8-8.
Program/Erase Resume
9. Protection Commands and Features
9.1
Write Enable
The Write Enable command is used to set the Write Enable Latch (WEL) bit in the Status Regis-
ter to a logical “1” state. The WEL bit must be set before a Byte/Page Program, erase, Protect
Sector, Unprotect Sector, Sector Lockdown, Freeze Sector Lockdown State, Program OTP
Security Register, or Write Status Register command can be executed. This makes the issuance
of these commands a two step process, thereby reducing the chances of a command being
accidentally or erroneously executed. If the WEL bit in the Status Register is not set prior to the
issuance of one of these commands, then the command will not be executed.
To issue the Write Enable command, the CS pin must first be asserted and the opcode of 06h
must be clocked into the device. No address bytes need to be clocked into the device, and any
data clocked in after the opcode will be ignored. When the CS pin is deasserted, the WEL bit in
the Status Register will be set to a logical “1”. The complete opcode must be clocked into the
device before the CS pin is deasserted, and the CS pin must be deasserted on an even byte
boundary (multiples of eight bits); otherwise, the device will abort the operation and the state of
the WEL bit will not change.
Figure 9-1.
Write Enable
SCK
CS
SI
SO
MSB
23
1
0
11010000
67
5
4
OPCODE
HIGH-IMPEDANCE
SCK
CS
SI
SO
MSB
23
1
0
00000110
67
5
4
OPCODE
HIGH-IMPEDANCE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com