Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

MPC8378CVRALDA Datasheet(PDF) 55 Page - Freescale Semiconductor, Inc

Part # MPC8378CVRALDA
Description  PowerQUICC??II Pro Processor Hardware Specifications
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8378CVRALDA Datasheet(HTML) 55 Page - Freescale Semiconductor, Inc

Back Button MPC8378CVRALDA Datasheet HTML 51Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 52Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 53Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 54Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 55Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 56Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 57Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 58Page - Freescale Semiconductor, Inc MPC8378CVRALDA Datasheet HTML 59Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 126 page
background image
MPC8378E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
55
Enhanced Secure Digital Host Controller (eSDHC)
This means that data delay should be equal or less than the clock delay in the ideal case where
tSHSCLKL =10 ns:
tDATA_DELAY tCLK_DELAY < 10 6 4
tDATA_DELAY tCLK_DELAY < 0
11.3.1.2
High-Speed Write Meeting Hold (Minimum Delay)
The following equations show how to calculate the allowed skew range between the SD_CLK and
SD_DAT/CMD signals on the PCB.
tCLK_DELAY < tSHSCKL + tSHSKHOX + tDATA_DELAY tIH
tCLK_DELAY tDATA_DELAY < tSHSCKL + tSHSKHOX tIH
This means that clock can be delayed versus data up to 8 ns (external delay line) in ideal case of
tSHSCLKL =10 ns:
tCLK_DELAY tDATA_DELAY < 10 + 0 2
tCLK_DELAY tDATA_DELAY < 8
11.3.2
High-Speed Input Path (Read)
Figure 35 provides the data and command input timing diagram.
Figure 35. High Speed Input Path
For the input path, the device eSDHC expects to sample the data 1.5 internal clock cycles after it was
driven by the SD card. Since in this mode the SD card drives the data at the rising edge of the clock, a
sufficient delay to the clock and the data must exist to ensure it will not be sampled at the wrong internal
clock falling edge. Note that the internal clock which is guaranteed to be 50% duty cycle is used to sample
the data, and therefore used in the equations.
tCLK_DELAY
Output from the
SD CLK at
the Card Pin
SD Card Pins
tSHSIVKH
Driving
Edge
Sampling
Edge
tOH
tDATA_DELAY
tODLY
tSHSCK (Clock Cycle)
1/2 Cycle
tSHSIXKH
Right Edge
Wrong Edge
(MPC8378E Input Hold)
(MPC8378E Input Setup)
Input at the
MPC8378E Pins
SD CLK at the
MPC8378E Pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com