M30620FCAFP datasheet(435/615 Pages) RENESAS

435 / 615 page

A-D Converter

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

2-118

In one-shot mode, choose functions from those listed in Table 2.7.3. Operations of the circled items are

described below. Figure 2.7.7 shows timing chart, and Figure 2.7.8 shows the set-up procedure.

2.7.3 Operation of A-D Converter (in one-shot mode, an external trigger selected)

Figure 2.7.7. Operation timing of one-shot mode, with an external trigger selected

A-D

conversion

start flag

“1”

“0”

A-D conversion

interrupt request

ADTRG

A-D register i

“H”

“L”

“1”

“0”

Cleared to “0” when interrupt request is accepted, or cleared by software

Result

φAD

Set to “1” by software

8-bit resolution : 28

φAD cycles

10-bit resolution : 33

φAD cycles

(1) Start A-D conversion

(2) A-D conversion is

complete

(3) Start A-D

conversion

Note: When

φAD frequency is less than 1MHZ, sample and hold function cannot be selected.

Conversion rate per analog input pin is 49

φAD cycles for 8-bit resolution and 59 φAD cycles for 10-bit resolution.

Operation

___________

(1) If the level of the ADTRG changes from “H” to “L” with the A-D conversion start flag set to “1”,

the A-D converter begins operating.

(2) After A-D conversion is completed, the content of the successive comparison register (con-

version result) is transmitted to A-D register i. At this time, the A-D conversion interrupt re-

quest bit goes to “1”. Also the A-D converter stops operating.

___________

(3) If the level of the ADTRG pin changes from “H” to “L”, the A-D converter carries out conversion

___________

from step (1) again. If the level of the ADTRG pin changes from “H” to “L” while conversion is

in progress, the A-D converter stops the A-D conversion in process, and carries out conver-

sion from step (1) again.

Table 2.7.3. Choosed functions

Item

Set-up

Operation clock

φAD

Divided-by-4 fAD / divided-

by-2 fAD / fAD

8-bit / 10-bit

Software trigger

Sample & Hold

External operation amplifier

connection mode

Not activated

Activated

Expanded analog

input pin

Not used

Either ANEX0 pin or

ANEX1 pin

Resolution

Analog input pin

One of AN0 pin to AN7 pin

Trigger for starting

A-D conversion

Trigger by ADTRG

M30620FCAFP Datasheet(PDF) 435 Page - Renesas Technology Corp

M30620FCAFP Datasheet(HTML) 435 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL