H8SX1663 datasheet(777/1158 Pages) RENESAS

777 / 1158 page

Section 15 Serial Communication Interface (SCI, IrDA, CRC)

Rev.1.00 Jun. 07, 2006 Page 725 of 1102

REJ09B0294-0100

15.7.4

Receive Data Sampling Timing and Reception Margin

Only the internal clock generated by the on-chip baud rate generator can be used as a transfer

clock in smart card interface mode. In this mode, the SCI can operate on a base clock with a

frequency of 32, 64, 372, or 256 times the bit rate according to the BCP1 and BCP0 bit settings

(the frequency is always 16 times the bit rate in normal asynchronous mode). At reception, the

falling edge of the start bit is sampled using the base clock in order to perform internal

synchronization. Receive data is sampled on the 16th, 32nd, 186th and 128th rising edges of the

base clock so that it can be latched at the middle of each bit as shown in figure 15.28. The

reception margin here is determined by the following formula.

M = | (0.5 –

) – (L – 0.5) F –

+ F ) | × 100%

| D – 0.5 |

M: Reception margin (%)

N: Ratio of bit rate to clock (N = 32, 64, 372, 256)

D: Duty cycle of clock (D = 0 to 1.0)

L: Frame length (L = 10)

F: Absolute value of clock frequency deviation

[Legend]

Assuming values of F = 0, D = 0.5, and N = 372 in the above formula, the reception margin is

determined by the formula below.

M =

( 0.5 –

) × 100%

= 49.866%

2 × 372

Internal

basic clock

372 clock cycles

186 clock

cycles

Receive data

(RxD)

Synchronization

sampling timing

Data sampling

timing

185

371 0

371

185

Start bit

Figure 15.28 Receive Data Sampling Timing in Smart Card Interface Mode

(When Clock Frequency is 372 Times the Bit Rate)

H8SX1663 Datasheet(PDF) 777 Page - Renesas Technology Corp

H8SX1663 Datasheet(HTML) 777 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL