| Electronic Components Datasheet Search |
|
H8SX1663 Datasheet(PDF) 717 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8SX1663 Datasheet(HTML) 717 Page - Renesas Technology Corp |
|
717 / 1158 page ![]() Section 15 Serial Communication Interface (SCI, IrDA, CRC) Rev.1.00 Jun. 07, 2006 Page 665 of 1102 REJ09B0294-0100 Bit Bit Name Initial Value R/W Description 3 2 BCP1 BCP0 0 0 R/W R/W Base clock Pulse 1, 0 These bits select the number of base clock cycles in a 1- bit data transfer time in smart card interface mode. 00: 32 clock cycles (S = 32) 01: 64 clock cycles (S = 64) 10: 372 clock cycles (S = 372) 11: 256 clock cycles (S = 256) For details, see section 15.7.4, Receive Data Sampling Timing and Reception Margin. S is described in section 15.3.9, Bit Rate Register (BRR). 1 0 CKS1 CKS0 0 0 R/W R/W Clock Select 1, 0 These bits select the clock source for the baud rate generator. 00: P φ clock (n = 0) 01: P φ/4 clock (n = 1) 10: P φ/16 clock (n = 2) 11: P φ/64 clock (n = 3) For the relation between the settings of these bits and the baud rate, see section 15.3.9, Bit Rate Register (BRR). n is the decimal display of the value of n in BRR (see section 15.3.9, Bit Rate Register (BRR)). Note: etu (Elementary Time Unit): 1-bit transfer time |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |