H8SX1663 datasheet(669/1158 Pages) RENESAS

669 / 1158 page

Section 12 8-Bit Timers (TMR)

Rev.1.00 Jun. 07, 2006 Page 617 of 1102

REJ09B0294-0100

Table 12.2

Clock Input to TCNT and Count Condition (Units 0 and 1)

TCR

TCCR

Channel

Bit 2

CKS2

Bit 1

CKS1

Bit 0

CKS0

Bit 1

ICKS1

Bit 0

ICKS0 Description

TMR_0



Clock input prohibited

Uses internal clock. Counts at rising edge of P

φ/8.

Uses internal clock. Counts at rising edge of P

φ/2.

Uses internal clock. Counts at falling edge of P

φ/8.

Uses internal clock. Counts at falling edge of P

φ/2.

Uses internal clock. Counts at rising edge of P

φ/64.

Uses internal clock. Counts at rising edge of P

φ/32.

Uses internal clock. Counts at falling edge of P

φ/64.

Uses internal clock. Counts at falling edge of P

φ/32.

Uses internal clock. Counts at rising edge of P

φ/8192.

Uses internal clock. Counts at rising edge of P

φ/1024.

Uses internal clock. Counts at falling edge of P

φ/8192.

Uses internal clock. Counts at falling edge of P

φ/1024.



Counts at TCNT_1 overflow signal*

TMR_1



Clock input prohibited

Uses internal clock. Counts at rising edge of P

φ/8.

Uses internal clock. Counts at rising edge of P

φ/2.

Uses internal clock. Counts at falling edge of P

φ/8.

Uses internal clock. Counts at falling edge of P

φ/2.

Uses internal clock. Counts at rising edge of P

φ/64.

Uses internal clock. Counts at rising edge of P

φ/32.

Uses internal clock. Counts at falling edge of P

φ/64.

Uses internal clock. Counts at falling edge of P

φ/32.

Uses internal clock. Counts at rising edge of P

φ/8192.

Uses internal clock. Counts at rising edge of P

φ/1024.

Uses internal clock. Counts at falling edge of P

φ/8192.

Uses internal clock. Counts at falling edge of P

φ/1024.



Counts at TCNT_0 compare match A*

All



Uses external clock. Counts at rising edge*



Uses external clock. Counts at falling edge*



Uses external clock. Counts at both rising and falling

edges*

Notes: 1. If the clock input of channel 0 is the TCNT_1 overflow signal and that of channel 1 is the

TCNT_0 compare match signal, no incrementing clock is generated. Do not use this

setting.

2. To use the external clock, the DDR and ICR bits in the corresponding pin should be set

to 0 and 1, respectively. For details, see section 9, I/O Ports.

H8SX1663 Datasheet(PDF) 669 Page - Renesas Technology Corp

H8SX1663 Datasheet(HTML) 669 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL