HD6432138SW datasheet(916/1061 Pages) RENESAS

Part #	HD6432138SW

Description	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1061 Pages

Scroll/Zoom	100%

Manufacturer	RENESAS [Renesas Technology Corp]

Direct Link	http://www.renesas.com

Logo

916 / 1061 page

Appendix A Instruction Set

Rev. 4.00 Jun 06, 2006 page 862 of 1004

REJ09B0301-0400

A.5

Bus States during Instruction Execution

Table A.6 indicates the types of cycles that occur during instruction execution by the CPU. See

table A.4 for the number of states per cycle.

How to Read the Table:

Instruction

JMP@aa:24

R:W 2nd

Internal

operation,

2 state

R:W EA

End of instruction

Order of execution

Read effective address (word-size read)

No read or write

Read 2nd word of current instruction

(word-size read)

Legend:

R:B

Byte-size read

R:W

Word-size read

W:B

Byte-size write

W:W

Word-size write

Transfer of the bus is not performed immediately after this cycle

2nd

Address of 2nd word (3rd and 4th bytes)

3rd

Address of 3rd word (5th and 6th bytes)

4th

Address of 4th word (7th and 8th bytes)

5th

Address of 5th word (9th and 10th bytes)

Start address of instruction following executing instruction

Effective address

VEC

Vector address

HD6432138SW Datasheet(PDF) 916 Page - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 916 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL