HD6432138SW datasheet(903/1061 Pages) RENESAS

903 / 1061 page

Appendix A Instruction Set

Rev. 4.00 Jun 06, 2006 page 849 of 1004

REJ09B0301-0400

A.4

Number of States Required for Execution

The tables in this section can be used to calculate the number of states required for instruction

execution by the H8S/2000 CPU. Table A.5 shows the number of instruction fetch, data

read/write, and other cycles occurring in each instruction, and table A.4 shows the number of

states required per cycle according to the bus size. The number of states required for execution of

an instruction can be calculated from these two tables as follows:

Number of states = I

× S

I + J × SJ + K × SK + L × SL + M × SM + N × SN

Examples of Calculation of Number of States Required for Execution

Examples: Advanced mode, stack located in external address space, on-chip supporting modules

accessed in two states with 8-bit bus width, external devices accessed in three states with one wait

state and 8-bit bus width.

1. BSET #0,@FFFFC7:8

From table A.5, I = L = 2 and J = K = M = N = 0

From table A.4, S

I = 8 and SL = 2

Number of states = 2

× 8 + 2 × 2 = 20

2. JSR @@30

From table A.5, I = J = K = 2 and L = M = N = 0

From table A.4, S

I = SJ= SK = 8

Number of states = 2

× 8 + 2 × 8 + 2 × 8 = 48

HD6432138SW Datasheet(PDF) 903 Page - Renesas Technology Corp