HD6432138SW datasheet(739/1061 Pages) RENESAS

739 / 1061 page

Section 24 Power-Down State

Rev. 4.00 Jun 06, 2006 page 685 of 1004

REJ09B0301-0400

24.1.1

The power-down state is controlled by the SBYCR, LPWRCR, TCSR (WDT1), and MSTPCR

registers. Table 24.3 summarizes these registers.

Table 24.3

Power-Down State Registers

Name

Abbreviation

R/W

Initial Value

Address*

Standby control register

SBYCR

R/W

H'00

H'FF84*

Low-power control register

LPWRCR

R/W

H'00

H'FF85*

Timer control/status register

(WDT1)

TCSR

R/W

H'00

H'FFEA

Module stop control register

MSTPCRH

R/W

H'3F

H'FF86*

MSTPCRL

R/W

H'FF

H'FF87*

Notes: 1. Lower 16 bits of the address.

2. Some power down state registers are assigned to the same address as other registers.

In this case, register selection is performed by the FLSHE bit in the serial timer control

24.2

24.2.1

Standby Control Register (SBYCR)

SSBY

R/W

STS2

R/W

STS1

R/W

STS0

R/W

—

SCK0

R/W

SCK2

R/W

SCK1

R/W

Bit

Initial value

Read/Write

SBYCR is an 8-bit readable/writable register that performs power-down mode control.

SBYCR is initialized to H'00 by a reset and in hardware standby mode. It is not initialized in

software standby mode.

HD6432138SW Datasheet(PDF) 739 Page - Renesas Technology Corp

HD6432138SW Datasheet(HTML) 739 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL