Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

HD404369F Datasheet(PDF) 49 Page - Renesas Technology Corp

Part # HD404369F
Description  microcomputer has an A/D converter
PDF  117 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD404369F Datasheet(HTML) 49 Page - Renesas Technology Corp

Back Button HD404369F Datasheet HTML 45Page - Renesas Technology Corp HD404369F Datasheet HTML 46Page - Renesas Technology Corp HD404369F Datasheet HTML 47Page - Renesas Technology Corp HD404369F Datasheet HTML 48Page - Renesas Technology Corp HD404369F Datasheet HTML 49Page - Renesas Technology Corp HD404369F Datasheet HTML 50Page - Renesas Technology Corp HD404369F Datasheet HTML 51Page - Renesas Technology Corp HD404369F Datasheet HTML 52Page - Renesas Technology Corp HD404369F Datasheet HTML 53Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 117 page
background image
HD404369 Series
47
Evaluation Chip Set and ZTAT
™/Mask ROM Product Differences
As shown in figure 27, the NMOS intermediate-voltage open drain pin circuit in the evaluation chip set
differs from that used in the ZTAT
™ microcomputer and built-in mask ROM microcomputer products.
Please note that although these outputs in the ZTAT
™ microcomputer and built-in mask ROM
microcomputer products can be set to high impedance by the combinations shown in table 23, these outputs
cannot be set to high impedance in the evaluation chip set.
Table 23
Program Control of High Impedance States
Register
Set Value
DCR
0
1
PDR
*
1
Notes: * An asterisk indicates that the value may be either 0 or 1 and has no influence on circuit operation.
This applies to the ZTAT
™ and built-in mask ROM microcomputer NMOS open drain pins.
VCC
VCC
HLT
MIS3
DCR
PDR
CPU input
Input control signal
(a) Evaluation Chip Set Circuit Structure
Input control signal
(b) ZTAT
and Built-In Mask ROM Microcomputer Circuit Structure
HLT
DCR
PDR
CPU input
™
Figure 27 NMOS Intermediate-Voltage Open Drain Pin Circuits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com