Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Preview PDF HTML

STR911FAM46 Datasheet(PDF) 89 Page - STMicroelectronics

Part # STR911FAM46
Description  ARM966E-S??16/32-Bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA
PDF  101 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR911FAM46 Datasheet(HTML) 89 Page - STMicroelectronics

Back Button STR911FAM46 Datasheet HTML 85Page - STMicroelectronics STR911FAM46 Datasheet HTML 86Page - STMicroelectronics STR911FAM46 Datasheet HTML 87Page - STMicroelectronics STR911FAM46 Datasheet HTML 88Page - STMicroelectronics STR911FAM46 Datasheet HTML 89Page - STMicroelectronics STR911FAM46 Datasheet HTML 90Page - STMicroelectronics STR911FAM46 Datasheet HTML 91Page - STMicroelectronics STR911FAM46 Datasheet HTML 92Page - STMicroelectronics STR911FAM46 Datasheet HTML 93Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 89 / 101 page
background image
STR91xFAx3x, STR91xFAx4x
Electrical characteristics
89/101
7.13
ADC electrical characteristics
VDDQ = 2.7 - 3.6V, VDD = 1.65 - 2V, TA = -40 / 85 °C unless otherwise specified.
Table 47.
General ADC electrical characteristics
Symbol
Parameter(1)
Test
Conditions
Value
Unit
Min
Typ
Max
VAIN
Input Voltage Range
0
AVREF
V
RES
Resolution
10
Bits
NCH
Number of Input Channels
8
N
fADC
ADC Clock Frequency
25
MHz
tPOR(ADC) POR bit set to Standby mode
500
ms
tck_off(ADC) ADC clock disabled before conversion
(2)
1ms
tSTAB
Stabilization time
15
µs
CIN
Input Capacitance
5
pF
ED
Differential Non-Linearity
(3) (4)
13
LSB(5)
EL
Integral Non-Linearity
(3)
36
LSB(5)
EO
Offset Error
(3)
36
LSB(5)
EG
Gain Error
(3)
0.5
2
LSB(5)
ET
Total Unadjusted Error
(3)
46
LSB(5)
IADC
Power Consumption
4.6
mA
IVREF
Current on VREF input pin
(6) (7)
920
µA
1.
Guaranteed by design, not tested in production.
2.
The ADC clock can be disabled by setting the ADC bit in the SCU_PCGR1 register or by setting the ACG bit in the
SCU_GPIOANA register (for Rev H and higher)
3.
Conditions: AVSS = 0 V, AVDD = 3.3 V fADC = 25 MHz.
4.
The A/D is monotonic, there are no missing codes.
5.
1 LSB = (AVDD - AVSS)/1024
6.
Data based on characterization, not tested in production.
7.
Conditions: VDD=1.8 V, fCPU=96 MHz , fADC=24 MHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com