| Electronic Components Datasheet Search |
|
SSM2603CPZ-R2 Datasheet(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
SSM2603CPZ-R2 Datasheet(HTML) 6 Page - Analog Devices |
|
6 / 32 page ![]() SSM2603 Rev. 0 | Page 6 of 32 Table 5. Digital Audio Interface Master Mode Timing Limit Parameter tMIN tMAX Unit Description tDST 30 ns PBDAT setup time to BCLK rising edge tDHT 10 ns PBDAT hold time to BCLK rising edge tDL 10 ns RECLRC/PBLRC propagation delay from BCLK falling edge tDDA 10 ns RECDAT propagation delay from BCLK falling edge tBCLKR 10 ns BCLK rising time (10 pF load) tBCLKF 10 ns BCLK falling time (10 pF load) tBCLKDS 45:55:00 55:45:00 BCLK duty cycle (normal and USB mode) BCLK PBLRC/ RECLRC PBDAT RECDAT tDDA tDST tDHT tDL Figure 4. Digital Audio Interface Master Mode Timing Table 6. System Clock Timing Limit Parameter tMIN tMAX Unit Description tXTIY 72 ns MCLK/XTI system clock cycle time tMCLKDS 40:60 60:40:00 MCLK/XTI duty cycle tXTIH 32 ns MCLK/XTI system clock pulse width high tXTIL 32 ns MCLK/XTI system clock pulse width low tCOP 20 ns CLKOUT propagation delay from MCLK/XTI falling edge tCOPDIV2 20 ns CLKODIV2 propagation delay from MCLK/XTI falling edge tCOPDIV2 tCOP MCLK/XTI CLKOUT CLKODIV2 tXTIH tXTIL tXTIY Figure 5. System (MCLK) Clock Timing |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |