Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IP1001-DS-R01 Datasheet(PDF) 10 Page - List of Unclassifed Manufacturers

Part # IP1001-DS-R01
Description  Integrated 10/100/1000 Gigabit Ethernet Transceiver
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

IP1001-DS-R01 Datasheet(HTML) 10 Page - List of Unclassifed Manufacturers

Back Button IP1001-DS-R01 Datasheet HTML 6Page - List of Unclassifed Manufacturers IP1001-DS-R01 Datasheet HTML 7Page - List of Unclassifed Manufacturers IP1001-DS-R01 Datasheet HTML 8Page - List of Unclassifed Manufacturers IP1001-DS-R01 Datasheet HTML 9Page - List of Unclassifed Manufacturers IP1001-DS-R01 Datasheet HTML 10Page - List of Unclassifed Manufacturers IP1001-DS-R01 Datasheet HTML 11Page - List of Unclassifed Manufacturers IP1001-DS-R01 Datasheet HTML 12Page - List of Unclassifed Manufacturers IP1001-DS-R01 Datasheet HTML 13Page - List of Unclassifed Manufacturers IP1001-DS-R01 Datasheet HTML 14Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 48 page
background image
IP1001 LF
Data Sheet
10/48
Dec. 18, 2007
Copyright © 2006, IC Plus Corp.
IP1001-DS-R06
Pin no.
Label
Type
Description
MAC Interface
GMII
RGMII
MII
45,44,42,41 RXD[3:0] RXD[3:0] RXD[3:0] O
GMII/RGMII/MII Receive Data
Please see the pin description of pin 39.
53
RX_ER
--
RX_ER
O
GMII and MII Receive Error
RX_ER shares the same pin with PHY_ADDR2.
I/F
MDI
speed
Description
Gigabit A “high” state present on this
pin indicates received data
error or carrier extension. It is
synchronous to RX_CLK
GMII
Mode
100Mbps
, 10Mbps
A “high” state present on this
pin indicates received data
error. It is synchronous to
RX_CLK
RGMII
Mode
Gigabit,
100Mbps,
10Mbps
Not used.
7
CRS
--
CRS
IPH/O
GMII/MII Carrier Sense
It asserts during either the transmission or the
reception.
CRS shares the same pin with PHY_ADDR1.
8
COL
--
COL
IPH/O
GMII/MII Collision
If IP1001 operates in half mode, it asserts when both
transmission and reception are running. If IP1001
works in full duplex mode, COL is always idle (logic
low).
COL shares the same pin with PHY_ADDR0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com