Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ENC28J60-C/ML Datasheet(PDF) 23 Page - Microchip Technology

Part # ENC28J60-C/ML
Description  Stand-Alone Ethernet Controller with SPI Interface
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  MICROCHIP [Microchip Technology]
Direct Link  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

ENC28J60-C/ML Datasheet(HTML) 23 Page - Microchip Technology

Back Button ENC28J60-C/ML Datasheet HTML 19Page - Microchip Technology ENC28J60-C/ML Datasheet HTML 20Page - Microchip Technology ENC28J60-C/ML Datasheet HTML 21Page - Microchip Technology ENC28J60-C/ML Datasheet HTML 22Page - Microchip Technology ENC28J60-C/ML Datasheet HTML 23Page - Microchip Technology ENC28J60-C/ML Datasheet HTML 24Page - Microchip Technology ENC28J60-C/ML Datasheet HTML 25Page - Microchip Technology ENC28J60-C/ML Datasheet HTML 26Page - Microchip Technology ENC28J60-C/ML Datasheet HTML 27Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 96 page
background image
© 2006 Microchip Technology Inc.
Preliminary
DS39662B-page 21
ENC28J60
REGISTER 3-3:
MICMD: MII COMMAND REGISTER
U-0
U-0
U-0
U-0
U-0
U-0
R/W-0
R/W-0
MIISCAN
MIIRD
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-2
Unimplemented: Read as ‘0’
bit 1
MIISCAN: MII Scan Enable bit
1
= PHY register at MIREGADR is continuously read and the data is placed in MIRD
0
= No MII Management scan operation is in progress
bit 0
MIIRD: MII Read Enable bit
1
= PHY register at MIREGADR is read once and the data is placed in MIRD
0
= No MII Management read operation is in progress
REGISTER 3-4:
MISTAT: MII STATUS REGISTER
U-0
U-0
U-0
U-0
R-0
R-0
R-0
R-0
r
NVALID
SCAN
BUSY
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7-4
Unimplemented: Read as ‘0’
bit 3
Reserved: Maintain as ‘0’
bit 2
NVALID: MII Management Read Data Not Valid bit
1
= The contents of MIRD are not valid yet
0
= The MII Management read cycle has completed and MIRD has been updated
bit 1
SCAN: MII Management Scan Operation bit
1
= MII Management scan operation is in progress
0
= No MII Management scan operation is in progress
bit 0
BUSY: MII Management Busy bit
1
= A PHY register is currently being read or written to
0
= The MII Management interface is Idle



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link to Datasheet   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com