T89C51CC02CA-RATIM datasheet(35/156 Pages) ATMEL

35 / 156 page

AT/T89C51CC02

4126J–CAN–05/06

FM0 Memory Architecture

The Flash memory is made up of 4 blocks (See Figure 13):

The memory array (user space) 16K Bytes

The Extra Row

The Hardware security bits

The column latch registers

User Space

This space is composed of a 16K Bytes Flash memory organized in 128 pages of 128

Bytes. It contains the user’s application code.

Extra Row (XRow)

This row is a part of FM0 and has a size of 128 Bytes. The extra row may contain infor-

mation for boot loader usage.

Hardware Security Byte

The Hardware security Byte space is a part of FM0 and has a size of 1 byte.

The 4 MSB can be read/written by software, the 4 LSB can only be read by software and

written by hardware in parallel mode.

Column Latches

The column latches, also part of FM0, have a size of full page (128 Bytes).

The column latches are the entrance buffers of the three previous memory locations

(user array, XROW and Hardware security byte).

Cross Flash Memory Access

Description

The FM0 memory can be programmed as describe on Table 21. Programming FM0

from FM0 is impossible.

The FM1 memory can be program only by parallel programming.

Table 21 show all software Flash access allowed.

Table 21. Cross Flash Memory Access

Action

FM0

(user Flash)

FM1

(boot Flash)

FM0

(user Flash)

Read

Load column latch

Write

FM1

(boot Flash)

Read

Load column latch

Write

T89C51CC02CA-RATIM Datasheet(PDF) 35 Page - ATMEL Corporation

T89C51CC02CA-RATIM Datasheet(HTML) 35 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL