| Electronic Components Datasheet Search |
|
AT89LP213 Datasheet(PDF) 1 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89LP213 Datasheet(HTML) 1 Page - ATMEL Corporation |
|
1 / 90 page ![]() Features • 8-bit Microcontroller Compatible with MCS®51 Products • Enhanced 8051 Architecture – Single Clock Cycle per Byte Fetch – Up to 20 MIPS Throughput at 20 MHz Clock Frequency – Fully Static Operation: 0 Hz to 20 MHz – On-chip 2-cycle Hardware Multiplier – 128 x 8 Internal RAM – 4-level Interrupt Priority • Nonvolatile Program Memory – 2K Bytes of In-System Programmable (ISP) Flash Memory – Endurance: Minimum 10,000 Write/Erase Cycles – Data Retention: Minimum 10 Years – Serial Interface for Program Downloading – 32-byte Fast Page Programming Mode – 64-byte User Signature Array – 2-level Program Memory Lock for Software Security • Peripheral Features – Two 16-bit Enhanced Timer/Counters – Two 8-bit PWM Outputs (AT89LP213 only) – Enhanced UART with Automatic Address Recognition and Framing Error Detection (AT89LP214 only) – Enhanced Master/Slave SPI with Double-buffered Send/Receive – Programmable Watchdog Timer with Software Reset – Analog Comparator with Selectable Interrupt and Debouncing – 8 General-purpose Interrupt Pins • Special Microcontroller Features – Two-wire On-chip Debug Interface – Brown-out Detection and Power-on Reset with Power-off Flag – Internal RC Oscillator – Low Power Idle and Power-down Modes – Interrupt Recovery from Power-down Mode • I/O and Packages – Up to 12 Programmable I/O Lines – Configurable I/O with Quasi-bidirectional, Input, Push-pull Output, and Open-drain Modes – 5V Tolerant I/O – 14-lead TSSOP or PDIP • Operating Conditions – 2.4V to 5.5V V CC Voltage Range –-40 ° C to 85°C Temperature Range 1. Description The AT89LP213/214 is a low-power, high-performance CMOS 8-bit microcontroller with 2K bytes of In-System Programmable Flash memory. The device is manufactured using Atmel's high-density nonvolatile memory technology and is compatible with the industry-standard MCS-51 instruction set. The AT89LP213/214 is built around an enhanced CPU core that can fetch a single byte from memory every clock cycle. In the classic 8051 architecture, each fetch requires 6 clock cycles, forcing instruc- tions to execute in 12, 24 or 48 clock cycles. In the AT89LP213/214 CPU, instructions need only 1 to 4 clock cycles providing 6 to 12 times more throughput than the stan- dard 8051. Seventy percent of instructions need only as many clock cycles as they 8-bit Microcontroller with 2K Bytes Flash AT89LP213 AT89LP214 Preliminary 3538A–MICRO–7/06 |
Similar Part No. - AT89LP213 |
|
Similar Description - AT89LP213 |
|
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |