 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
Z53C80 Datasheet(PDF) 27 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
Z53C80 Datasheet(HTML) 27 Page - Zilog, Inc. |
|
|
27 / 40 page  27 Z53C80 SCSI ZILOG PS97SCC0200 AC CHARACTERISTICS DMA Write Initiator Send Cycle Table No Description Min Max Units 1 DRQ Low from /DACK Low 60 ns 2 /DACK High to DRQ High 30 ns 3 Write Enable Width [1] 50 ns 4 /DACK Hold from End of /WR 0 ns 5 Data Setup to End of Write Enable [1] 50 ns 6 Data Hold Time from End of /WR 25 ns 7 Width of /EOP Pulse [2] 50 ns 8 /REQ Low to /ACK Low 90 ns 9 /REQ High to DRQ High 70 ns 10 /DACK High to /ACK High 90 ns 11 /WR High to Valid SCSI Data 50 ns 12 Data Hold from Write Enable [1] 15 ns 13 Data Setup to /ACK Low 55 ns Notes: [1] Write Enable is the occurrence of /WR and /DACK. [2] /EOP, /WR, and /DACK must be concurrently Low for at least T7 for proper recognition of the /EOP pulse. |
Similar Part No. - Z53C80 |
|
Similar Description - Z53C80 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
