Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

ICS93V850 Datasheet(PDF) 7 Page - Integrated Circuit Systems

Part # ICS93V850
Description  DDR Phase Lock Loop Clock Driver
Download  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ICST [Integrated Circuit Systems]
Direct Link  http://www.icst.com
Logo ICST - Integrated Circuit Systems

ICS93V850 Datasheet(HTML) 7 Page - Integrated Circuit Systems

  ICS93V850 Datasheet HTML 1Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 2Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 3Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 4Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 5Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 6Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 7Page - Integrated Circuit Systems ICS93V850 Datasheet HTML 8Page - Integrated Circuit Systems  
Zoom Inzoom in Zoom Outzoom out
 7 / 8 page
background image
7
ICS93V850
Preliminary Product Preview
0423H—07/03/03
Recommended Layout for the ICS93V850
General Layout Precautions:
Use copper flooded ground on the top signal layer under the
clock buffer
The area under U1 on the right is an example.
Flood over the ground vias.
1)
Use power vias for power and ground. Vias 20 mil or
larger in diameter have lower high frequency impedance.
Vias for signals may be minimum drill size.
2)
Make all power and ground traces are as wide as the via
pad for lower inductance.
3)
VAA for pin 16 has a low pass RC filter to decouple the
digital and analog supplies. The 4.7uF capacitors may be
replaced with a single low ESR device with the same
total capacitance. VAA is routed on a outside signal
layer. Do not cut a power or ground plane and route in it.
4)
Notice that ground vias are never shared.
5)
When ever possible,
VCC (net V2P5 in the schematic)
pins have a decoupling capacitor. Power is always routed
from the plane connection via to the capacitor pad to the
VCC pin on the clock buffer. Moats or plane cuts are not
used to isolate power.
6)
Differential mode clock output traces are routed:
a.
With a ground trace between the pairs. Trace is
grounded on both ends.
b.
Without a ground trace, clock pairs are routed with a
separation of at least 5 times the thickness of the
dielectric. If the dielectric thickness is 4.5 mil, the
trace separation is at least 18 mils.
7)
Terminate differential CLK_IN and FB_IN traces after
routing to buffer pads.
Component Values:
Ref Desg.
Value
Description
Package
C1,C4,C5,
C7,C11,C12
.01uF
CERAMIC MLC
0603
C2,C3,C8,
C9
4.7uF
CERAMIC MLC
1206
C10
.22uF
CERAMIC MLC
0603
C6
2200pF
CERAMIC MLC
0603
R9,R12
120
0603
R9
4.7
0603
U1
ICS93701AG
TSSOP48


Similar Part No. - ICS93V850

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Syst...
ICS93V855 ICST-ICS93V855 Datasheet
66Kb / 9P
   DDR Phase Lock Loop Clock Driver
logo
Integrated Device Techn...
ICS93V855I IDT-ICS93V855I Datasheet
78Kb / 9P
   Spread Spectrum tolerant inputs
logo
Renesas Technology Corp
ICS93V855I RENESAS-ICS93V855I Datasheet
304Kb / 10P
   DDR Phase Lock Loop Clock Driver
2019
logo
Integrated Circuit Syst...
ICS93V857 ICST-ICS93V857 Datasheet
82Kb / 10P
   2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz)
logo
Renesas Technology Corp
ICS93V857 RENESAS-ICS93V857 Datasheet
277Kb / 12P
   2.5V Wide Range Frequency Clock Driver (33MHz - 233MHz)
2019
More results

Similar Description - ICS93V850

ManufacturerPart #DatasheetDescription
logo
Integrated Circuit Syst...
ICS93V855 ICST-ICS93V855 Datasheet
66Kb / 9P
   DDR Phase Lock Loop Clock Driver
logo
Renesas Technology Corp
ICS93V855I RENESAS-ICS93V855I Datasheet
304Kb / 10P
   DDR Phase Lock Loop Clock Driver
2019
logo
Integrated Circuit Syst...
ICS93701 ICST-ICS93701 Datasheet
175Kb / 9P
   DDR Phase Lock Loop Clock Driver
logo
Renesas Technology Corp
ICS93701 RENESAS-ICS93701 Datasheet
3Mb / 9P
   DDR Phase Lock Loop Clock Driver
2019
logo
Integrated Circuit Syst...
ICS93716 ICST-ICS93716 Datasheet
89Kb / 12P
   Low Cost DDR Phase Lock Loop Clock Driver
logo
Renesas Technology Corp
ICS95V850 RENESAS-ICS95V850 Datasheet
327Kb / 11P
   DDR Phase Lock Loop Clock Driver (60MHz - 210MHz)
2019
ICS93716 RENESAS-ICS93716 Datasheet
319Kb / 14P
   Low Cost DDR Phase Lock Loop Clock Driver
2019
logo
Integrated Circuit Syst...
ICS95V842I ICST-ICS95V842I Datasheet
93Kb / 9P
   DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
ICS95V842 ICST-ICS95V842 Datasheet
80Kb / 9P
   DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
logo
Renesas Technology Corp
ICS95V842 RENESAS-ICS95V842 Datasheet
263Kb / 10P
   DDR Phase Lock Loop Clock Driver (60MHz - 220MHz)
2019
More results


Html Pages

1 2 3 4 5 6 7 8


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com