2

TPA2012D2

SLOS438F – DECEMBER 2004 – REVISED MARCH 2017

www.ti.com

Product Folder Links: TPA2012D2

Submit Documentation Feedback

Copyright © 2004–2017, Texas Instruments Incorporated

Table of Contents

1

Features .................................................................. 1

2

Applications ........................................................... 1

3

Description ............................................................. 1

4

Revision History..................................................... 2

5

Device Comparison Table..................................... 3

6

Pin Configuration and Functions ......................... 3

7

Specifications......................................................... 4

7.1

Absolute Maximum Ratings ...................................... 4

7.2

ESD Ratings.............................................................. 4

7.3

Recommended Operating Conditions ....................... 4

7.4

Thermal Information .................................................. 4

7.5

Electrical Characteristics........................................... 5

7.6

Dissipation Rating Table ........................................... 5

7.7

Typical Characteristics .............................................. 6

8

Parameter Measurement Information ................ 12

9

Detailed Description ............................................ 13

9.1

Overview ................................................................. 13

9.2

Functional Block Diagram ....................................... 13

9.3

Feature Description................................................. 13

9.4

Device Functional Modes........................................ 15

10

Application and Implementation........................ 16

10.1

Application Information.......................................... 16

10.2

Typical Applications .............................................. 16

11

Power Supply Recommendations ..................... 19

11.1

Power Supply Decoupling Capacitor .................... 19

12

Layout................................................................... 19

12.1

Layout Guidelines ................................................. 19

12.2

Layout Examples................................................... 21

12.3

Efficiency and Thermal Considerations ................ 23

13

Device and Documentation Support ................. 24

13.1

Receiving Notification of Documentation Updates 24

13.2

Community Resources.......................................... 24

13.3

Trademarks ........................................................... 24

13.4

Electrostatic Discharge Caution ............................ 24

13.5

Glossary ................................................................ 24

14

Mechanical, Packaging, and Orderable

Information ........................................................... 24

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (September 2016) to Revision F

Page

•

Switched the BODY SIZE values in the Device Information table: DSBGA From: 4.00 mm × 4.00 mm To: 2.01 mm ×

2.01 mm and WQFN From: 2.01 mm × 2.01 mm To: 4.00 mm × 4.00 mm ........................................................................... 1

Changes from Revision D (June 2008) to Revision E

Page

•

Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation

section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and

Mechanical, Packaging, and Orderable Information section .................................................................................................. 1

•

Deleted Available-Options table; see POA at the end of the data sheet ............................................................................... 1

•

Deleted previous application schematics: Typical Application Circuit (previously Figure 33), TPA2012D2 Application

Schematic With Differential Input and Input Capacitors (previously Figure 34), and TPA2012D2 Application

Schematic With Single-Ended Input (previously Figure 35) ................................................................................................. 16