![]() |
Electronic Components Datasheet Search |
|
S3C2440X Datasheet(PDF) 95 Page - Samsung semiconductor |
|
|
S3C2440X Datasheet(HTML) 95 Page - Samsung semiconductor |
95 / 429 page ![]() 2003.09.25 Preliminary product information describes products that are in development, for which full characterization data and associated errata are not yet available Specifications and information herein are subject to change without notice. S3C2440X CLOCK & POWER MANAGEMENT 7 -13 Users can change the frequency by enabling SLOW mode bit in CLKSLOW register in PLL on state. The SLOW clock is generated during the SLOW mode. Figure 7-11 shows the timing diagram. Mpll Slow mode disable FCLK Slow mode enable SLOW_BIT Divided external clock MPLL_OFF It changes to PLL clock after slow mode off Figure 7-9. Issuing Exit_from_Slow_mode Command in PLL on State If the user switches from SLOW mode to Normal mode by disabling the SLOW_BIT in the CLKSLOW register after PLL lock time, the frequency is changed just after SLOW mode is disabled. Figure 7-12 shows the timing diagram. Mpll FCLK SLOW_BIT Divided OSC clock MPLL_OFF Software lock time Slow mode disable PLL off PLL on Slow mode enable It changes to PLL clock after slow mode off Figure 7-10. Issuing Exit_from_Slow_mode Command After Lock Time |
Similar Part No. - S3C2440X |
|
Similar Description - S3C2440X |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |