![]() |
Electronic Components Datasheet Search |
|
S3C2440X Datasheet(PDF) 44 Page - Samsung semiconductor |
|
|
S3C2440X Datasheet(HTML) 44 Page - Samsung semiconductor |
44 / 429 page ![]() 2003.09.25 Preliminary product information describes products that are in development, for which full characterization data and associated errata are not yet available Specifications and information herein are subject to change without notice. S3C2440X RISC MICROPROCESSOR MEMORY CONTROLLER DEC.13, 2002 5-3 FUNCTION DESCRIPTION BANK0 BUS WIDTH The data bus of BANK0 (nGCS0) should be configured in width as one of 16-bit and 32-bit ones. Because the BANK0 works as the booting ROM bank (map to 0x0000_0000), the bus width of BANK0 should be determined before the first ROM access, which will depend on the logic level of OM[1:0] at Reset. OM1 (Operating Mode 1) OM0 (Operating Mode 0) Booting ROM Data width 0 0 Nand Flash Mode 0 1 16-bit 1 0 32-bit 1 1 Test Mode MEMORY (SROM/SDRAM) ADDRESS PIN CONNECTIONS MEMORY ADDR. PIN S3C2440X ADDR. @ 8-bit DATA BUS S3C2440X ADDR. @16-bitDATA BUS S3C2440X ADDR. @ 32-bit DATA BUS A0 A0 A1 A2 A1 A1 A2 A3 ... . . . ... ... |
Similar Part No. - S3C2440X |
|
Similar Description - S3C2440X |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |