Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

PC8477BVF-1 Datasheet(PDF) 22 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # PC8477BVF-1
Description  Advanced Floppy Disk Controller
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC8477BVF-1 Datasheet(HTML) 22 Page - National Semiconductor (TI)

Back Button PC8477BVF-1 Datasheet HTML 18Page - National Semiconductor (TI) PC8477BVF-1 Datasheet HTML 19Page - National Semiconductor (TI) PC8477BVF-1 Datasheet HTML 20Page - National Semiconductor (TI) PC8477BVF-1 Datasheet HTML 21Page - National Semiconductor (TI) PC8477BVF-1 Datasheet HTML 22Page - National Semiconductor (TI) PC8477BVF-1 Datasheet HTML 23Page - National Semiconductor (TI) PC8477BVF-1 Datasheet HTML 24Page - National Semiconductor (TI) PC8477BVF-1 Datasheet HTML 25Page - National Semiconductor (TI) PC8477BVF-1 Datasheet HTML 26Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 54 page
background image
40 Command Set Description (Continued)
425 Lock Command
The Lock command allows the user full control of the FIFO
parameters after a software reset If the LOCK bit is set to 1
then the FIFO THRESH and PRETRK bits in the Configure
command are not affected by a software reset In addition
the FWR FRD and BST bits in the Mode command will be
unaffected by a software reset If the LOCK is 0 (default
after a hardware reset) then the above bits will be set to
their default values after a software reset This command is
useful if the system designer wishes to keep the FIFO en-
abled and retain the other FIFO parameter values (such as
THRESH) after a software reset
After the command byte is written the result byte must be
read before continuing to the next command The execution
of the Lock command is not performed until the result byte
is read by the mP If the part is reset after the command byte
is written but before the result byte is read then the Lock
command execution will not be performed This is done to
prevent accidental execution of the Lock command
426 Mode Command
This command is used to select the special features of the
controller The bits for the Command Phase bytes are
shown in Section 41 Command Set Summary and their
function is described below These bits are set to their de-
fault values after a hardware reset The default value of
each bit is denoted by a ‘‘bullet’’ to the left of each item The
value of each parameter after a software reset will be ex-
plained
TMR
Motor Timer mode Default after a software reset
 0 e
Timers for motor on and motor off are defined for
Mode 1 (See Specify command) (default)
1 e
Timers for motor on and motor off are defined for
Mode 2 (See Specify command)
IAF
Index Address Format Default after a software reset
 0 e
The controller will format tracks with the Index Ad-
dress Field included (IBM and Perpendicular for-
mat)
1 e
The controller will format tracks without including
the Index Address Field (ISO format)
IPS
Implied Seek Default after a software reset
 0 e
The implied seek bit in the command byte of a
read write or scan is ignored Implied seeks could
still be enabled by the EIS bit in the Configure
command
1 e
The IPS bit in the command byte of a read write
or scan is enabled so that if it is set the controller
will perform seek and sense interrupt operations
before executing the command
LOW PWR
Low Power mode Default after a software
reset
 00 e
Completely disable the low power mode (default)
01 e
Automatic low power Go into low power mode
512 ms after the head unload timer times out This
is based on 500 kbs or 1 Mbs data rate Double
this value for 250 kbs
10 e
Manual low power Go into low power mode now
11 e
Not used
ETR
Extended Track Range Default after a software reset
 0 e
Track number is stored as a standard 8-bit value
compatible with the IBM ISO and Perpendicular
formats This will allow access to up to 256 tracks
during a seek operation
1 e
Track number is stored as a 12-bit value The up-
per four bits of the track value are stored in the
upper four bits of the head number in the sector
Address Field This allows access to up to 4096
tracks during a seek operation With this bit set an
extra byte is required in the Seek Command
Phase and Sense Interrupt Result Phase
FWR
FIFO Write Disable for mP write transfers to control-
ler Default after a software reset if LOCK is 0 If LOCK is 1
FWR will retain its value after a software reset
Note
This bit is only valid if the FIFO is enabled in the Configure command
If the FIFO is not enabled in the Configure command then this bit is a
don’t care
 0 e
Enable FIFO Execution Phase mP write transfers
use the internal FIFO (default)
1 e
Disable FIFO All write data transfers take place
without the FIFO
FRD
FIFO Read Disable for mP read transfer from control-
ler Default after a software reset if LOCK is 0 If LOCK is 1
FRD will retain its value after a software reset
Note
This bit is only valid if the FIFO is enabled in the Configure command
If the FIFO is not enabled in the Configure command then this bit is a
don’t care
 0 e
Enable FIFO Execution Phase mP read transfer
use the internal FIFO (default)
1 e
Disable FIFO All read data transfers take place
without the FIFO
BST
Burst Mode Disable Default after a software reset if
LOCK is 0 If LOCK is 1 BST will retain its value after a
software reset
Note
This bit is only valid if the FIFO is enabled in the Configure command
If the FIFO is not enabled in the Configure command then this bit is a
don’t care
 0 e
Burst mode enabled for FIFO Execution Phase
data transfers (default)
1 e
Non-Burst mode enabled The DRQ or INT pin will
be strobed once for each byte to be transferred
while the FIFO is enabled
R255
Recalibrate Step Pulses The bit will determine the
maximum number of recalibrate step pulses the controller
will issue before terminating with an error Default after a
software reset
 0 e
85 maximum recalibrate step pulses If ETR e 1
controller will issue 3925 recalibrate step pulses
maximum
1 e
255 maximum recalibrate step pulses If ETR e 1
controller will issue 4095 maximum recalibrate
step pulses
DENSEL
Density Select Pin Configuration This two bit val-
ue will configure the Density Select output to one of three
possible modes The default mode will configure the DEN-
SEL pin according to the state of the IDENT input pin after a
data rate has been selected That is if IDENT is high the
DENSEL pin is active high for the 500 kbs or 1 Mbs data
rates
22


Similar Part No. - PC8477BVF-1

ManufacturerPart #DatasheetDescription
logo
Sharp Corporation
PC847 SHARP-PC847 Datasheet
85Kb / 4P
   High Density Mounting Type Photocoupler
PC847X SHARP-PC847X Datasheet
254Kb / 13P
   DIP 16pin (4-channel) General Purpose Photocoupler
Date Sep. 30. 2003
PC847X7J000F SHARP-PC847X7J000F Datasheet
230Kb / 13P
   DIP 16pin (4-channel) General Purpose Photocoupler
PC847XJ0000F SHARP-PC847XJ0000F Datasheet
230Kb / 13P
   DIP 16pin (4-channel) General Purpose Photocoupler
PC847XJ0000F SHARP-PC847XJ0000F Datasheet
230Kb / 13P
   DIP 16pin (4-channel) General Purpose Photocoupler
More results

Similar Description - PC8477BVF-1

ManufacturerPart #DatasheetDescription
logo
List of Unclassifed Man...
SAB2797B ETC1-SAB2797B Datasheet
1Mb / 30P
   Advanced Floppy Disk Formatter/Controller Family
logo
Microchip Technology
FDC37C78-HT MICROCHIP-FDC37C78-HT Datasheet
345Kb / 82P
   Floppy Disk Controller
Rev. 02-16-07
logo
Toshiba Semiconductor
TC8569AF TOSHIBA-TC8569AF Datasheet
3Mb / 78P
   FLOPPY DISK CONTROLLER
logo
Intel Corporation
82078 INTEL-82078 Datasheet
70Kb / 3P
   FLOPPY DISK CONTROLLER
logo
SMSC Corporation
FDC37C78 SMSC-FDC37C78 Datasheet
420Kb / 82P
   Floppy Disk Controller
FDC37C78 SMSC-FDC37C78_07 Datasheet
347Kb / 82P
   Floppy Disk Controller
logo
Toshiba Semiconductor
TC8566AF TOSHIBA-TC8566AF Datasheet
1Mb / 67P
   FLOPPY DISK CONTROLLER
logo
List of Unclassifed Man...
WD76C20 ETC-WD76C20 Datasheet
2Mb / 55P
   FLOPPY DISK CONTROLLER PORTION
logo
SMSC Corporation
USB97CFDC2-01 SMSC-USB97CFDC2-01 Datasheet
167Kb / 24P
   USB Floppy Disk Controller
logo
Hynix Semiconductor
GM82C765B HYNIX-GM82C765B Datasheet
222Kb / 36P
   FLOPPY DISK SUBSYSTEM CONTROLLER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com