 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
ML9058E Datasheet(PDF) 12 Page - LAPIS Semiconductor Co., Ltd. |
|
|
|||||||||||||||||||||||||||||
ML9058E Datasheet(HTML) 12 Page - LAPIS Semiconductor Co., Ltd. |
|
|
12 / 76 page  FEDL9058E-01 LAPIS Semiconductor ML9058E 12/76 Serial Interface Timing Characteristics Serial interface [VDD = 4.5 to 5.5 V, Tj = –40 to +85°C] Rated value Parameter Symbol Condition Min Max Unit Serial clock period tSCYC 200 — SCL “H” Pulse width tSHW 75 — SCL “L” Pulse width tSLW 75 — Address setup time tSAS 50 — Address hold time tSAH 100 — Data setup time tSDS 50 — Data hold time tSDH 50 — CS setup time tCSS 100 — CS hold time tCSH 100 — ns Note 1: The input signal rise and fall times are specified as 15ns or less. Note 2: All timings are specified taking the levels of 20% and 80% of VDD as the reference. CS1 (CS2 = “1”) SCL SI A0 tCSS tSLW tSDS tSHW tCSH tSAS tSCYC tSAH tSDH tf tr VIL VIH VIL VIL VIL VIH VIL VIH VIL VIH VIL VIH VIL VIH VIL VIH |
Similar Part No. - ML9058E |
|
Similar Description - ML9058E |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
