 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
WM9711 Datasheet(PDF) 33 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9711 Datasheet(HTML) 33 Page - Wolfson Microelectronics plc |
|
|
33 / 66 page  Production Data WM9711L w PD Rev 4.1 April 2004 33 DIGITAL AUDIO (SPDIF) OUTPUT The WM9711L supports the SPDIF standard using pin 47 as its output. Note that pin 47 can also be used as a GPIO pin. The GE5 bit (register 56h, bit 5) selects between GPIO and SPDIF functionality (see “GPIO and Interrupt control” section). Register 3Ah is a read/write register that controls SPDIF functionality and manages bit fields propagated as channel status (or sub-frame in the V case). With the exception of V, this register should only be written to when the SPDIF transmitter is disabled (SPDIF bit in register 2Ah is ‘0’). Once the desired values have been written to this register, the contents should be read back to ensure that the sample rate in particular is supported, then SPDIF validity bit SPCV in register 2Ah should be read to ensure the desired configuration is valid. Only then should the SPDIF enable bit in register 2Ah be set. This ensures that control and status information start up correctly at the beginning of SPDIF transmission. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 10 SPCV 0 SPDIF validity bit (read-only) 5:4 SPSA 00 SPDIF slot assignment (ADCO = 0) 00: Slots 3, 4 01: Slots 6, 9 10: Slots 7, 8 11: Slots 10, 11 2Ah Extended Audio 2 SEN 0 SPDIF output enable 1 = enabled, 0 = disabled 15 V 0 Validity bit; ‘0’ indicates frame valid, ‘1’ indicates frame not valid 14 DRS 0 Double rate SPDIF support; not supported by WM9705 therefore fixed ‘0’ 13:1 2 SPSR 10 SPDIF sample rate; WM9705 supports only 48kHz = ‘10’. This value is fixed. 11 L 0 Generation level; programmed as required by user 10:4 CC 0000000 Category code; programmed as required by user 3 PRE 0 Pre-emphasis; ‘0’ indicates not pre- emphasis, ‘1’ indicates 50/15us pre- emphasis 2 COPY 0 Copyright; ‘0’ indicates copyright is not asserted, ‘1’ indicates copyright 1 AUDIB TBD Non-audio; ‘0’ indicates data is PCM, ‘1’ indicates non-PCM format (eg DD or DTS) 3Ah SPDIF Control Register 0 PRO TBD Professional; ‘0’ indicates consumer, ‘1’ indicates professional 5Ch Additional Function Control 4 ADCO 0 Source of SPDIF data 0: SPDIF data comes from SDATAOUT (pin 5), slot selected by SPSA 1: SPDIF data comes from audio ADC Table 22 SPDIF Output Control |
Similar Part No. - WM9711 |
|
Similar Description - WM9711 |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
