Electronic Components Datasheet Search |
|
IDT71V3557S Datasheet(PDF) 4 Page - Integrated Device Technology |
|
IDT71V3557S Datasheet(HTML) 4 Page - Integrated Device Technology |
4 / 28 page 6.42 4 IDT71V3557, IDT71V3559, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with ZBT™ Feature, 3.3V I/O, Burst Counter, and Flow-Through Outputs Commercial and Industrial Temperature Ranges Functional Block Diagram — 256K x 18 Recommended DC Operating Conditions NOTES: 1. VIL (min.) = –1.0V for pulse width less than tCYC/2, once per cycle. 2. VIH (max.) = +6.0V for pulse width less than tCYC/2, once per cycle. Clk D Q D Q D Q Control Logic Address Control DI DO 5282 drw 01a Clock TMS TDI TCK TRST (optional) Address A [0:17] CE1, CE2, CE2 R/ W CEN ADV/ LD BWx LBO OE Data I/O [0:15], I/O P[1:2] Mux Sel Gate 256K x 18 BIT MEMORY ARRAY , JTAG TDO Symbol Parameter Min. Typ. Max. Unit VDD Core Supply Voltage 3.135 3.3 3.465 V VDDQ I/O Supply Voltage 3.135 3.3 3.465 V VSS Ground 0 0 0 V VIH Input High Voltage - Inputs 2.0 ____ VDD + 0.3 V VIH Input High Voltage - I/O 2.0 ____ VDDQ + 0.3(2) V VIL Input Low Voltage -0.3(1) ____ 0.8 V 5282 tbl 04 |
Similar Part No. - IDT71V3557S_09 |
|
Similar Description - IDT71V3557S_09 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |