6.42

8

IDT71V2546, 128K x 36, 3.3V Synchronous ZBT™ SRAM

with 2.5V I/O, Burst Counter, and Pipelined Outputs

Commercial and Industrial Temperature Ranges

NOTES:

2. All Address, Control and Data_In are only required to meet set-up and hold time with respect to the rising edge of clock. Data_Out is valid after a clock-to-data

delay from the rising edge of clock.

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state and continues counting.

n+29

A29

C29

D/Q27

ADDRESS

(2)

(A0 - A16)

CONTROL

(2)

(R/W , ADV/LD , BW x)

DATA

(2)

I/O [0:31], I/O P[1:4]

CYCLE

CLOCK

n+30

A30

C30

D/Q28

n+31

A31

C31

D/Q29

n+32

A32

C32

D/Q30

n+33

A33

C33

D/Q31

n+34

A34

C34

D/Q32

n+35

A35

C35

D/Q33

n+36

A36

C36

D/Q34

n+37

A37

C37

D/Q35

5294 drw 03

,

1

e

c

n

e

u

q

e

S2

e

c

n

e

u

q

e

S3

e

c

n

e

u

q

e

S4

e

c

n

e

u

q

e

S

1

A0

A1

A0

A1

A0

A1

A0

A

s

s

e

r

d

d

A

t

s

r

i

F

000

11

0

1

1

s

s

e

r

d

d

A

d

n

o

c

e

S0

1

1

0

1

1

0

0

s

s

e

r

d

d

A

d

r

i

h

T

1

0

1

1

000

1

s

s

e

r

d

d

A

h

t

r

u

o

F

)

1

(

11

000

11

0

1

1

l

b

t

4

9

2

5

1

e

c

n

e

u

q

e

S2

e

c

n

e

u

q

e

S3

e

c

n

e

u

q

e

S4

e

c

n

e

u

q

e

S

1

A0

A1

A0

A1

A0

A1

A0

A

s

s

e

r

d

d

A

t

s

r

i

F

000

11

0

1

1

s

s

e

r

d

d

A

d

n

o

c

e

S

0

1

0

0

111

0

s

s

e

r

d

d

A

d

r

i

h

T

1

0

1

1

000

1

s

s

e

r

d

d

A

h

t

r

u

o

F

)

1

(

111

00

1

0

0

0

1

l

b

t

4

9

2

5