Electronic Components Datasheet Search |
|
IDT71V2546S Datasheet(PDF) 7 Page - Integrated Device Technology |
|
|
IDT71V2546S Datasheet(HTML) 7 Page - Integrated Device Technology |
7 / 21 page 6.42 IDT71V2546 128K x 36, 3.3V Synchronous ZBT™ SRAM with 2.5V I/O, Burst Counter, and Pipelined Outputs Commercial and Industrial Temperature Ranges 7 Synchronous Truth Table(1) Partial Truth Table for Writes(1) NOTES: 1. L = VIL, H = VIH, X = Don’t Care. 2. When ADV/LD signal is sampled high, the internal burst counter is incremented. The R/W signal is ignored when the counter is advanced. Therefore the nature of the burst cycle (Read or Write) is determined by the status of the R/W signal when the first address is loaded at the beginning of the burst cycle. 3. Deselect cycle is initiated when either (CE1, or CE2 is sampled high or CE2 is sampled low) and ADV/LD is sampled low at rising edge of clock. The data bus will tri-state two cycles after deselect is initiated. 4. When CEN is sampled high at the rising edge of clock, that clock edge is blocked from propogating through the part. The state of all the internal registers and the I/ Os remains unchanged. 5. To select the chip requires CE1 = L, CE2 = L, CE2 = H on these chip enables. Chip is deselected if any one of the chip enables is false. 6. Device Outputs are ensured to be in High-Z after the first rising edge of clock upon power-up. 7. Q - Data read from the device, D - data written to the device. NOTES: 1. L = VIL, H = VIH, X = Don’t Care. 2. Multiple bytes may be selected during the same cycle. N E C / R W p i h C ) 5 ( e l b a n E / V D A D L W B x S S E R D D A D E S U E L C Y C S U O I V E R PE L C Y C T N E R R U CO / I ) 6 ( ) r e t a l s e l c y c 2 ( LL t c e l e SL d il a Vl a n r e t x EX E T I R W D A O LD ) 7 ( LH t c e l e SL X l a n r e t x EX D A E R D A O LQ ) 7 ( LX X H d il a Vl a n r e t n I/ E T I R W D A O L E T I R W T S R U B E T I R W T S R U B ) r e t n u o c t s r u b e c n a v d A ( ) 2 ( D ) 7 ( LX X H X l a n r e t n I/ D A E R D A O L D A E R T S R U B D A E R T S R U B ) r e t n u o c t s r u b e c n a v d A ( ) 2 ( Q ) 7 ( LX t c e l e s e DL X X X P O T S r o T C E L E S E D ) 3 ( Z i H LX X H X X P O O N / T C E L E S E DP O O NZ i H HX X X X X X D N E P S U S ) 4 ( e u l a V s u o i v e r P 8 0 l b t 4 9 2 5 N O I T A R E P O/ R W W B 1 W B 2 W B 3 W B 4 D A E R H XXXX S E T Y B L L A E T I R W LLLLL O /I , ] 7 : 0 [ O /I ( 1 E T Y B E T I R W 1 P ) ) 2 ( L L HHH O /I , ] 5 1 : 8 [ O /I ( 2 E T Y B E T I R W 2 P ) ) 2 ( LH LH H O /I , ] 3 2 : 6 1 [ O /I ( 3 E T Y B E T I R W 3 P ) ) 2 ( LH H L H O /I , ] 1 3 : 4 2 [ O /I ( 4 E T Y B E T I R W 4 P ) ) 2 ( L HHH L E T I R W O N L HHHH 9 0 l b t 4 9 2 5 |
Similar Part No. - IDT71V2546S_11 |
|
Similar Description - IDT71V2546S_11 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |