 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
IDT71T75702 Datasheet(PDF) 1 Page - Integrated Device Technology |
|
||||||||||||||||||||||||||||||
IDT71T75702 Datasheet(HTML) 1 Page - Integrated Device Technology |
|
|
1 / 26 page  APRIL 2004 DSC-5319/08 1 ©2004 Integrated Device Technology, Inc. A0-A19 Add ress Inputs Input Synchronous CE1, CE2, CE2 Chip Enable s Input Synchronous OE Output Enable Input Asynchronous R/ W Re ad/Write Signal Input Synchronous CEN Clock Enable Input Synchronous BW1, BW2, BW3, BW4 Individual Byte Write Sele cts Input Synchronous CLK Clock Input N/A ADV/ LD Ad vance Burst Address/Load New Ad dress Input Synchronous LBO Linear/Interleaved Burst Orde r Input Static TMS Test Mode Select Input N/A TDI Test Data Input Input N/A TCK Test Clock Input N/A TDO Test Data Output Output N/A TRST JTAG Reset (Optional) Input Asynchronous ZZ Sleep Mode Input Synchronous I/O0-I/O31, I/OP1-I/OP4 Data Input/Output I/O Synchronous VDD, VDDQ Co re Po wer, I/O Power Sup ply Static VSS Ground Sup ply Static 5319 tbl 01 Pin Description Summary The IDT71T75702/902 contain address, data-in and control signal registers. The outputs are flow-through (no output data register). Output enable is the only asynchronous signal and can be used to disable the outputs at any given time. A Clock Enable ( CEN)pinallowsoperationoftheIDT71T75702/902 to be suspended as long as necessary. All synchronous inputs are ignored when CENishighandtheinternaldeviceregisterswillholdtheir previous values. There are three chip enable pins ( CE1, CE2, CE2) that allow the user to deselect the device when desired. If any one of these three is not assertedwhenADV/ LDislow,nonewmemoryoperationcanbeinitiated. However, any pending data transfers (reads or writes) will be completed. The data bus will tri-state one cycle after the chip is deselected or a write isinitiated. The IDT71T75702/902 have an on-chip burst counter. In the burst mode, the IDT71T75702/902 can provide four cycles of data for a single address presented to the SRAM. The order of the burst sequence is defined by the LBO input pin. The LBO pin selects between linear and interleaved burst sequence. The ADV/ LD signal is used to load a new externaladdress(ADV/ LD=LOW)orincrementtheinternalburstcounter (ADV/ LD = HIGH). The IDT71T75702/902 SRAMs utilize IDT’s high-performance CMOS process, and are packaged in a JEDEC Standard 14mm x 20mm 100-pin plastic thin quad flatpack (TQFP) as well as a 119 ball grid array (BGA). Features x x x x x 512K x 36, 1M x 18 memory configurations x x x x x Supports high performance system speed - 100 MHz (7.5 ns Clock-to-Data Access) x x x x x ZBTTM Feature - No dead cycles between write and read cycles x x x x x Internally synchronized output buffer enable eliminates the need to control OE OE OE OE OE x x x x x Single R/ W W W W W (READ/WRITE) control pin x x x x x 4-word burst capability (Interleaved or linear) x x x x x Individual byte write ( BW BW BW BW BW1 - BW BW BW BW BW4) control (May tie active) x x x x x Three chip enables for simple depth expansion x x x x x 2.5V power supply (±5%) x x x x x 2.5V (±5%) I/O Supply (VDDQ) x x x x x Power down controlled by ZZ input x x x x x Boundary Scan JTAG Interface (IEEE 1149.1 Compliant) x x x x x Packaged in a JEDEC standard 100-pin plastic thin quad flatpack (TQFP), 119 ball grid array (BGA) Description The IDT71T75702/902 are 2.5V high-speed 18,874,368-bit (18 Megabit) synchronous SRAMs organized as 512K x 36 /1M x 18. They are designed to eliminate dead bus cycles when turning the bus around between reads and writes, or writes and reads. Thus they have been given the name ZBTTM, or Zero Bus Turnaround. AddressandcontrolsignalsareappliedtotheSRAMduringoneclock cycle, and on the next clock cycle the associated data cycle occurs, be it read or write. IDT71T75702 IDT71T75902 512K x 36, 1M x 18 2.5V Synchronous ZBT™ SRAMs 2.5V I/O, Burst Counter Flow-Through Outputs FEBRUARY 2009 |
Similar Part No. - IDT71T75702_09 |
|
Similar Description - IDT71T75702_09 |
|
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
