Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT7005S Datasheet(PDF) 17 Page - Integrated Device Technology

Part # IDT7005S
Description  HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
Download  21 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT7005S Datasheet(HTML) 17 Page - Integrated Device Technology

Back Button IDT7005S_16 Datasheet HTML 13Page - Integrated Device Technology IDT7005S_16 Datasheet HTML 14Page - Integrated Device Technology IDT7005S_16 Datasheet HTML 15Page - Integrated Device Technology IDT7005S_16 Datasheet HTML 16Page - Integrated Device Technology IDT7005S_16 Datasheet HTML 17Page - Integrated Device Technology IDT7005S_16 Datasheet HTML 18Page - Integrated Device Technology IDT7005S_16 Datasheet HTML 19Page - Integrated Device Technology IDT7005S_16 Datasheet HTML 20Page - Integrated Device Technology IDT7005S_16 Datasheet HTML 21Page - Integrated Device Technology  
Zoom Inzoom in Zoom Outzoom out
 17 / 21 page
background image
6.42
IDT7005S/L
High-Speed 8K x 8 Dual-Port Static RAM
Military, Industrial and Commercial Temperature Ranges
17
Busy Logic
BusyLogicprovidesahardwareindicationthatbothportsoftheRAM
haveaccessedthesamelocationatthesametime.Italsoallowsoneofthe
twoaccessestoproceedandsignalstheothersidethattheRAMis“busy”.
TheBUSYpincanthenbeusedtostalltheaccessuntiltheoperationon
theothersideiscompleted.Ifawriteoperationhasbeenattemptedfrom
thesidethatreceivesaBUSYindication,thewritesignalisgatedinternally
to prevent the write from proceeding.
TheuseofBUSYlogicisnotrequiredordesirableforallapplications.
InsomecasesitmaybeusefultologicallyORtheBUSYoutputstogether
and use any BUSY indication as an interrupt source to flag the event of
anillegalorillogicaloperation.IfthewriteinhibitfunctionofBUSYlogicis
notdesirable,theBUSYlogiccanbedisabledbyplacingthepartinslave
modewiththeM/Spin.OnceinslavemodetheBUSYpinoperatessolely
asawriteinhibitinputpin.Normaloperationcanbeprogrammedbytying
the BUSY pins HIGH. If desired, unintended write operations can be
prevented to a port by tying the BUSY pin for that port LOW.
TheBUSYoutputsontheIDT7005RAMinmastermode,arepush-
pull type outputs and do not require pull up resistors to operate. If these
RAMs are being expanded in depth, then the BUSY indication for the
resulting array requires the use of an external AND gate.
Width Expansion with Busy Logic
Master/Slave Arrays
WhenexpandinganIDT7005RAMarrayinwidthwhileusingBUSY
logic, one master part is used to decide which side of the RAM array will
receive a BUSY indication, and to output that indication. Any number of
slavestobeaddressedinthesameaddressrangeasthemaster,usethe
BUSY
signalasawriteinhibitsignal.ThusontheIDT7005RAMtheBUSY
pinisanoutputifthepartisusedasamaster(M/Spin=VIH),andtheBUSY
pin is an input if the part used as a slave (M/S pin = VIL) as shown in
Figure 3.
Iftwoormoremasterpartswereusedwhenexpandinginwidth,asplit
decisioncouldresultwithonemasterindicatingBUSYononesideofthe
arrayandanothermasterindicatingBUSYononeothersideofthearray.
Thiswouldinhibitthewriteoperationsfromoneportforpartofawordand
inhibitthewriteoperationsfromtheotherportfortheotherpartoftheword.
The BUSY arbitration on a master is based on the chip enable and
Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7005 RAMs.
address signals only. It ignores whether an access is a read or write.
In a master/slave array, both address and chip enable must be valid
long enough for a BUSY flag to be output from the master before the
actualwritepulsecanbeinitiatedwiththeR/Wsignal.Failuretoobserve
thistimingcanresultinaglitchedinternalwriteinhibitsignalandcorrupted
data in the slave.
Semaphores
TheIDT7005isanextremelyfastDual-Port8Kx8CMOSStaticRAM
withanadditional8addresslocationsdedicatedtobinarysemaphoreflags.
TheseflagsalloweitherprocessorontheleftorrightsideoftheDual-Port
RAMtoclaimaprivilegeovertheotherprocessorforfunctionsdefinedby
thesystemdesigner’ssoftware.Asanexample,thesemaphorecanbe
usedbyoneprocessortoinhibittheotherfromaccessingaportionofthe
Dual-Port RAM or any other shared resource.
The Dual-Port RAM features a fast access time, and both ports are
completelyindependentofeachother.Thismeansthattheactivityonthe
left port in no way slows the access time of the right port. Both ports are
identicalinfunctiontostandardCMOSStaticRAMandcanbereadfrom,
orwrittento,atthesametimewiththeonlypossibleconflictarisingfromthe
simultaneous writing of, or a simultaneous READ/WRITE of, a non-
semaphorelocation.Semaphoresareprotectedagainstsuchambiguous
situationsandmaybeusedbythesystemprogramtoavoidanyconflicts
inthenon-semaphoreportionoftheDual-PortRAM.Thesedeviceshave
anautomaticpower-downfeaturecontrolledbyCE,theDual-PortRAM
enable,andSEM,thesemaphoreenable.TheCEandSEMpinscontrol
on-chip power down circuitry that permits the respective port to go into
standbymodewhennotselected. Thisistheconditionwhichisshownin
Truth Table I where CE and SEM are both HIGH.
SystemswhichcanbestusetheIDT7005containmultipleprocessors
or controllers and are typically very high-speed systems which are
softwarecontrolledorsoftwareintensive.Thesesystemscanbenefitfrom
aperformanceincreaseofferedbytheIDT7005'shardwaresemaphores,
whichprovidealockoutmechanismwithoutrequiringcomplexprogram-
ming.
Software handshaking between processors offers the maximum in
systemflexibilitybypermittingsharedresourcestobeallocatedinvarying
2738 drw 19
MASTER
Dual Port
RAM
BUSY (R)
CE
MASTER
Dual Port
RAM
BUSY (R)
CE
SLAVE
Dual Port
RAM
BUSY (R)
CE
SLAVE
Dual Port
RAM
BUSY (R)
CE
BUSY (L)
BUSY (R)
BUSY (L)
BUSY (L)
BUSY (L)
BUSY (L)
,


Similar Part No. - IDT7005S_16

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT7005S IDT-IDT7005S_18 Datasheet
199Kb / 21P
   HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
More results

Similar Description - IDT7005S_16

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT7005S IDT-IDT7005S Datasheet
265Kb / 20P
   HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
7005S55PFG IDT-7005S55PFG Datasheet
363Kb / 21P
   HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT7005S IDT-IDT7005S_18 Datasheet
199Kb / 21P
   HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
7005S35JI IDT-7005S35JI Datasheet
363Kb / 21P
   HIGH-SPEED 8K x 8 DUAL-PORT STATIC RAM
IDT70V05S IDT-IDT70V05S_12 Datasheet
162Kb / 22P
   HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
IDT70V05S IDT-IDT70V05S_18 Datasheet
183Kb / 23P
   HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
IDT70V05L20PFI IDT-IDT70V05L20PFI Datasheet
172Kb / 22P
   HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
logo
Renesas Technology Corp
70V05 RENESAS-70V05 Datasheet
494Kb / 24P
   HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
JUNE 2019
logo
Integrated Device Techn...
IDT70V05S IDT-IDT70V05S Datasheet
242Kb / 17P
   HIGH-SPEED 3.3V 8K x 8 DUAL-PORT STATIC RAM
IDT7035S IDT-IDT7035S_15 Datasheet
672Kb / 19P
   HIGH-SPEED 8K x 18 DUAL-PORT STATIC RAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com