![]() |
Electronic Components Datasheet Search |
|
83918 Datasheet(PDF) 14 Page - Integrated Device Technology |
|
|
83918 Datasheet(HTML) 14 Page - Integrated Device Technology |
14 / 19 page ![]() 14 ©2016 Integrated Device Technology, Inc Revision B March 17, 2016 83918 Data Sheet Power Considerations This section provides information on power dissipation and junction temperature for the 83918. Equations and example calculations are also provided. 1. Power Dissipation. The total power dissipation for the 83918 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for VDD = 3.3V + 5% = 3.465V, which gives worst case results. • Power (core)MAX = VDD_MAX * (IDD + IDDO) = 3.465V *(24mA + 27mA) = 176.7mW Dynamic Power Dissipation at 200MHz Power (200MHz) = CPD * Frequency * (VDD) 2 * number of outputs = 9pF * 200MHz * (3.465V)2 * 18 = 389mW Total Power Dissipation • Total Power = Power (core)MAX + Power (200MHz) = 176.7mW + 389mW = 565.7mW 2. Junction Temperature. Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C. The equation for Tj is as follows: Tj = JA * Pd_total + TA Tj = Junction Temperature JA = Junction-to-Ambient Thermal Resistance Pd_total = Total Device Power Dissipation (example calculation is in section 1 above) TA = Ambient Temperature In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance JA must be used. Assuming no air flow and a multi-layer board, the appropriate value is 53.5°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is: 85°C + 0.566W * 53.5°C/W = 115.3°C. This is well below the limit of 125°C. This calculation is only an example. Tj will vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer). Table 6. Thermal Resistance JA for 32 Lead LQFP, Forced Convection JA by Velocity Meters per Second 01 2.5 Multi-Layer PCB, JEDEC Standard Test Boards 53.5°C/W 48.0°C/W 44.0°C/W |
Similar Part No. - 83918_16 |
|
Similar Description - 83918_16 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |