CS8412 datasheet(10/38 Pages) CIRRUS

Part #	CS8412

Description	DIGITAL AUDIO INTER FACE RECEIVER

Download	38 Pages

Scroll/Zoom	100%

Manufacturer	CIRRUS [Cirrus Logic]

Direct Link	http://www.cirrus.com

Logo

10 / 38 page

CS8411 CS8412

10

DS61F1

SLIP is only valid when the audio port is in slave

mode (FSYNC and SCK are inputs to the CS8411).

This flag is set when an audio sample is dropped or

reread because the audio data output from the part

is at a different frequency than the data received

from the transmission line. CCHG is set when any

bit in channel status bytes 0 through 3, stored in the

buffer, changes from one block to the next. In buff-

er modes 0 and 1, only one channel of channel sta-

tus data is buffered, so CCHG is only affected by

that channel. (CS2/CS1 in CR1 selects which chan-

nel is buffered.) In buffer mode 2 both channels are

buffered, so both channels affect CCHG. This bit is

updated after each byte (0 to 3) is written to the

buffer. The two most significant bits in SR1,

CRCE/CRC1 and CSDIF/CRC2, are dual function

flags. In buffer modes 0 and 1, they are CRCE and

CSDIF, and in buffer mode 2, they are CRC1 and

CRC2. In buffer modes 0 and 1, the channel select-

ed by the CS2/CS1 bit is stored in RAM and CRCE

indicates that a CRC error occurred in that channel.

CSDIF is set if there is any difference between the

channel status bits of each channel. In buffer mode

2 channel status from both channels is buffered,

with CRC1 indicating a CRC error in channel 1 and

CRC2 indicating a CRC error in channel 2. CRCE,

CRC1, and CRC2 are updated at the block bound-

ary. Block boundary violations also cause CRC1,2

or CRCE to be set.

IEnable register 1, which occupies the same ad-

dress space as status register 1, contains interrupt

enable bits for all conditions in status register 1. A

"1" in a bit location enables the same bit location in

status register 1 to generate an interrupt pulse. A

"0" masks that particular status bit from causing an

interrupt.

Status register 2 (SR2) reports all the conditions

that can affect the error flag bit in SR1 and the error

pin (ERF), and can specify the received clock fre-

quency. As previously mentioned, the first five bits

of SR2 are AND’ed with their interrupt enable bits

(in IER2) and then OR’ed to create ERF. The V,

01

2

3

User Data

1st Four

Bytes of

C. S. Data

1st Four

Bytes of

C. S. Data

1st Four

Bytes of

Left C. S.

Data

Auxiliary

Data

Last

20 Bytes

Channel

Status

Data

Status 1 / IEnable 1

C. S.

Data

Left

C. S.

Data

Right

C. S.

Data

1st Four

Bytes of

Right

C. S. Data

U

N

D

E

F

I

N

E

D

A

D

R

E

S

Memory Mode

0

1

2

3

4

5

6

7

8

9

A

B

C

D

E

F

10

11

12

13

14

15

16

17

18

19

1A

1B

1C

1D

1E

1F

Control Register 1

Control Register 2

Status 2 / IEnable 2

Figure 5. CS8411 Buffer Memory Map

Figure 6. Status/IEnable Register 1

SR1:

CSDIF:

CS different between sub-frames. Buffer modes 0 & 1

CRC2:

CRC Error - sub-frame 2. Buffer mode 2 only.

CRCE:

CRC Error - selected sub-frame. Buffer modes 0 & 1

CRC1:

CRC Error - sub-frame 1. Buffer mode 2 only.

CCHG:

Channel Status changed

SLIP:

Slipped an audio sample

ERF:

Error Flag. ORing of all errors in SR2.

FLAG2:

High for first four bytes of channel status

FLAG1:

Memory mode dependent - See Figure .

FLAG0:

High for last two bytes of user data.

IER1: Enables the corresponding bit in SR1.

A “1” enables the interrupt. A “0” masks the interrupt.

X:00

7

6

5

4

3

2

1

0

SR1.

CSDIF/

CRC2

CRCE/

CRC1

CCHG

SLIP

ERF FLAG2 FLAG1 FLAG0

IER1.

INTERRUPT ENABLE BITS FOR ABOVE

SR1:

CSDIF:

CS different between sub-frames. Buffer modes 0 & 1

CRC2:

CRC Error - sub-frame 2. Buffer mode 2 only.

CRCE:

CRC Error - selected sub-frame. Buffer modes 0 & 1

CRC1:

CRC Error - sub-frame 1. Buffer mode 2 only.

CCHG:

Channel Status changed

SLIP:

Slipped an audio sample

ERF:

Error Flag. ORing of all errors in SR2.

FLAG2:

High for first four bytes of channel status

FLAG1:

Memory mode dependent - See Figure 11

FLAG0:

High for last two bytes of user data.

IER1: Enables the corresponding bit in SR1.

A “1” enables the interrupt. A “0” masks the interrupt.

X:00

7

6

5

4

3

2

1

0

SR1.

CSDIF/

CRC2

CRCE/

CRC1

CCHG

SLIP

ERF FLAG2 FLAG1 FLAG0

IER1.

INTERRUPT ENABLE BITS FOR ABOVE

Similar Part No. - CS8412

Manufacturer	Part #	Datasheet	Description
Cirrus Logic	CS8412	1Mb / 36P	Low Cost, 20-Bit, Stereo, Audio D/A Converter

More results

Similar Description - CS8412

Manufacturer	Part #	Datasheet	Description
Burr-Brown (TI)	DIR1703	236Kb / 19P	DIGITAL AUDIO INTERFACE RECEIVER
List of Unclassifed Man...	YM3623B	574Kb / 10P	DIGITAL AUDIO INTERFACE RECEIVER
Sanyo Semicon Device	LC89052T	483Kb / 42P	Digital Audio Interface Receiver
Sanyo Semicon Device	LC89052TA-E	230Kb / 42P	Digital Audio Interface Receiver
Burr-Brown (TI)	DIR1700	87Kb / 3P	DIGITAL AUDIO INTERFACE RECEIVER
Burr-Brown (TI)	DIR1701	290Kb / 19P	DIGITAL AUDIO INTERFACE RECEIVER
Wolfson Microelectronic...	WM8803	376Kb / 45P	DIGITAL AUDIO INTERFACE RECEIVER
Sanyo Semicon Device	LC8901	177Kb / 15P	Digital Audio Interface Receiver
	LC8903	299Kb / 15P	Digital Audio Interface Receiver?
	LC89051V	275Kb / 15P	Digital Audio Interface Receiver

More results

CS8412 Datasheet(PDF) 10 Page - Cirrus Logic

CS8412 Datasheet(HTML) 10 Page - Cirrus Logic

Similar Part No. - CS8412

Similar Description - CS8412

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL